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Investigation and Suppression of Semiconductor–Oxide
Related Defect States: From Surface Science to Device Tests
Many present challenges in semiconductor technology are related to
utilizing solid structures with atomic scale dimensions and materials with
higher charge carrier mobility and/or other readily controllable properties.
These include many surface-related problems because the ratio of surface
parts of devices to the whole material volume increases all the time in prac-
tical device structures. One of the major problems has been oxidation of
semiconductor surfaces during the manufacturing of devices.
This PhD work deals with the surface and oxide interface properties of
different III–V semiconductors induced by the oxidation, the study of which
is imperative in realizing devices with desired characteristics. The general
goal has been in finding answers to these problematic issues on atomic scale,
and whether they can be resolved with simple parameter control of a ther-
mal oxidation treatment. Much of the work leans on a previous novel finding
of crystalline oxide phases on indium-containing III–V semiconductor (100)
surfaces. Various aspects of applicability of such a structure in real semi-
conductor devices are considered in this work.
Common denominator in all of the experiments and studies is that the
initial investigations were carried out in very controlled environment in
ultrahigh-vacuum: detailed basics and initial characterizations were carried
out with high resolution and precision surface science methods. In partic-
ular, this work has resulted in novel crystalline oxide phases observed on
GaSb(100) and InSb(111)B semiconductor surfaces. They have been exten-
sively discussed from an applied point of view as well as their fundamen-
tal characteristics, relating to their already previously studied counterpart,
InSb(100). Furthermore, beneficial passivating characteristics of a stabiliz-
ing crystalline InOx interfacial layer beneath an Al2O3 and reasons behind
such behavior are demonstrated for InGaAs IR detector device structure.
TURUN YLIOPISTON JULKAISUJA –  ANNALES UNIVERSITATIS TURKUENSIS










Department of Physics and Astronomy 
University of Turku 
Turku, Finland
Docent Pekka Laukkanen





St. Petersburg, Russian Federation
Docent Marko Punkkinen
Department of Physics and Astronomy 
University of Turku
Turku, Finland
University of Turku 
Faculty of Science and Engineering
Department of Physics and Astronomy
Materials Research Laboratory
Reviewed by











Materials and Nano Physics
KTH Royal Institute of Technology
Stockholm, Sweden
The originality of this publication has been checked in accordance with the Univer-





Grano Oy - Turku, Finland 2019
iii
“One shouldn’t work on semiconductors, that is a filthy mess; who knows
whether any semiconductors exist.”
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These include many surface-related problems because the ratio of surface
parts of devices to the whole material volume increases all the time in prac-
tical device structures. One of the major problems has been oxidation of
semiconductor surfaces during the manufacturing of devices.
This PhD work deals with the surface and oxide interface properties of
different III–V semiconductors induced by the oxidation, the study of which
is imperative in realizing devices with desired characteristics. The general
goal has been in finding answers to these problematic issues on atomic scale,
and whether they can be resolved with simple parameter control of a ther-
mal oxidation treatment. Much of the work leans on a previous novel finding
of crystalline oxide phases on indium-containing III–V semiconductor (100)
surfaces. Various aspects of applicability of such a structure in real semi-
conductor devices are considered in this work.
Common denominator in all of the experiments and studies is that the
initial investigations were carried out in very controlled environment in
ultrahigh-vacuum: detailed basics and initial characterizations were carried
out with high resolution and precision surface science methods. In partic-
ular, this work has resulted in novel crystalline oxide phases observed on
GaSb(100) and InSb(111)B semiconductor surfaces. They have been exten-
sively discussed from an applied point of view as well as their fundamen-
tal characteristics, relating to their already previously studied counterpart,
InSb(100). Furthermore, beneficial passivating characteristics of a stabiliz-
ing crystalline InOx interfacial layer beneath an Al2O3 and reasons behind
such behavior are demonstrated for InGaAs IR detector device structure.
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This thesis provides background of semiconductors, their surfaces, in-
terfaces, and semiconductor technology as appropriate, research methods




Puolijohde–oksidi-liitoksen kidevikatilojen tutkiminen ja
vähentäminen: pintatieteestä laitetesteihin
Monet puolijohdeteknologian tämän hetkiset haasteet liittyvät atomimit-
takaavan kiderakenteiden ja suuremman varauksenkuljettajien liikkuvuuden
ja/tai muiden helposti kontrolloitavien ominaisuuksien materiaalien hyödyn-
tämiseen. Haasteet sisältävät useita pintoihin liittyviä ongelmia, koska lait-
teiden pintakerroksien osuus koko materiaalin määrästä kasvaa jatkuvasti
käytännön laiterakenteissa. Yksi merkittävimmistä ongelmista on ollut puo-
lijohdepintojen hapettuminen laitteiden valmistuksessa.
Tämä väitöskirjatyö käsittelee hapetuksen aiheuttamia pinta- ja raja-
pintaominaisuuksia III–V-puolijohteilla, joiden tutkiminen on välttämätön-
tä haluttujen ominaisuuksien toteuttamiseksi. Tavoitteena on ollut löytää
vastauksia hapetuksen aiheuttamiin ongelmiin atomitasolla ja se, voidaanko
niihin löytää ratkaisuja korotetun lämpötilan hapetuksen yksinkertaisilla pa-
rametrisäädöillä. Suuri osa työstä nojaa aiempaan uudenlaiseen löytöön ki-
teisistä oksidifaaseista indiumia sisältävillä (100) III–V-puolijohdepinnoilla.
Tässä työssä on käsitelty useita näkökulmia kyseisenlaisen rakenteen sovel-
lettavuudesta todellisissa puolijohdelaitteissa.
Työn kaikkien tutkimusten yhteisenä tekijänä on ollut erittäin hyvin
kontrolloitu koeympäristö ultrasuurtyhjiössä: yksityiskohtaiset perusteet ja
lähtökohtaiset ominaisuudet selvitettiin korkean resoluution ja tarkkuuden
pintatieteen menetelmin. Erityisesti tämä työ on tuottanut uudet havainnot
kiteisistä oksidipinnoista GaSb(100) ja InSb(111)B -puolijohdepinnoilla. Nii-
tä on käsitelty laajasti sovelletusta näkökulmasta, ja toisaalta perustavan-
laatuisista lähtökohdista verraten niiden jo aiemmin tutkittuun InSb(100)-
vastineeseen. Lisäksi stabiloivan, kiteisen InOx-välikerroksen hyödyllisiä pas-
sivoivia ominaisuuksia Al2O3-kerroksen alla ja syitä niiden takana on osoi-
tettu InGaAs infrapunadetektori-laiterakenteelle.
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Tämä väitöskirja esittelee työn kannalta oleellista taustaa puolijohteis-
ta, niiden pinnoista ja rajapinnoista, puolijohdeteknologiasta, sekä hyödun-
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1 Introduction
Semiconductor materials are in vital role in the information and mobility era
of today. The advances in modern technology are most significantly driven
by improvements in field effect transistor (FET) technology, implemented
as smallest functional units of microprocessors. The improvements have
been enabled by strive of chip technology companies to execute the famous
Moore’s law from 1965 [1], revised into its current form in 1975 [2]: it is
possible to double the number of transistors in a given area of an integrated
circuit about every two years. However, it is impossible to carry on with this
indefinitely since chip technologies are already reaching sub-10 nm features
and would need to reach atomic dimensions in a decade or so. In fact, even
if the device physics would uphold the scaling, the economic aspect is sus-
pected to bring barrier to scaling in just a few years [3]. Future challenges
concerning consumer electronics lie in seamless integration of different tech-
nological and materials systems. Thus, the industrial challenges are largely
issues of the material technology in many cases.
Remarkable parallel improvements in metal oxide semiconductor field
effect transistor (MOSFET) structures have been implemented already in
the last ten to fifteen years, most notably the use of atomic layer deposi-
tion (ALD) to have unsurpassed controllability of thickness of pinhole-free,
very uniform oxide materials, high-κ oxides to enable higher capacitance for
a given film thickness, i.e., more charge carriers with a given voltage [4],
and shift from planar MOSFET structure to fin-type field effect transistors
(FinFETs) and to gate-all-around (GAA) FETs for enhanced electrostatic
control [5]. Many of the steps taken have already required a deep under-
standing of atomic processes on surfaces and interfaces. It is worth noting
here that the Millennium technology prize (Technology Academy Finland)
was given in 2018 to Tuomo Suntola for the development of ALD.
To keep up with the required pace of improvements, other alternative ap-
proaches are also needed, a potential one being the use of III–V compound
semiconductor materials [6] instead of Si that is mainly used today in the
MOSFETs of chip technology. The main benefit of III–V’s in FET technol-
ogy is their higher electron and hole mobilities than in Si. This brings several
benefits, e.g., shorter delays, higher output currents, or more significantly
2 Chapter 1. Introduction
as transistor density increases, similar output with significantly lower volt-
ages and thus, lower power consumption [7]. III–V’s are used today mostly
in a variety of optoelectronics such as light emitting diodes (LEDs), con-
centrated photovoltaic cells, lasers, and also in some specific high electron
mobility transistor (HEMT) structures, etc., but not significantly in micro-
processor FETs largely due to their weaker oxide interface characteristics
and the massive momentum of Si technology market. However, the shift
from SiO2/Si system to ALD-deposited high-κ oxide/semiconductor system
is already bridging the gap between benefits of using Si as compared to other
semiconductor materials in MOSFETs [8].
This being said, it is still important to note the significance of present
and emerging optoelectronics technologies and their growth enabled by III–
V material structures. There is a demand of e.g. efficient photodetectors
and laser diodes for automotive light detection and ranging (LIDAR) sys-
tems, large bandwidth transistors for wireless communication, and optical
amplifiers for photonic integrated circuits (PICs), to mention a few. Ample
margin for device development for these and other emerging technologies ex-
ists, especially concerning passivation of surfaces, that would result in higher
efficiencies and/or signal to noise ratios. From the aforementioned, specifi-
cally photodetector arrays can benefit from more efficient surface passivation
in many ways, enabling smaller unit components in arrays with better per-
formance, and ultimately better resolution and detection efficiency.
The more complex (i.e., advanced) the patterning on a semiconductor
wafer becomes, the more facets and different surfaces are exposed to am-
bient during the device processes. For example, if we consider the surface
of a material to consist of two outermost atomic layers, a 5 nm GAA FET
already contains almost as many surface as bulk atoms. It is therefore obvi-
ous that surface properties and passivation are in a crucial role to continue
such developments in technology that we have seen in the past, especially for
FETs but to implement benefits for also other technologies. Indeed, current
trends in semiconductor industry are moving towards utilizing ultra-thin,
low-dimensional device structures (the surface of which consists of several
different crystal planes), especially nanowires [9–14] that offer improvements
and find even broader range of applications than the traditional bulk device
structures. In fact, tunnel field effect transistors (TFETs) that avoid the
current thermal limitations in switching speed [15], have been shown with
III–V nanowire components [14, 16, 17]. Another particular, interesting ex-
ample is utilization of nanostructured InSb networks as a template material
for quantum computers [18–20]. It is therefore obvious that investigation of
III–V surfaces and interfaces is of paramount importance for future techno-
logical breakthroughs.
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In this work, we have investigated III–V materials and their oxidation,
implemented recently discovered crystalline oxide films [21], shown to re-
sult in major reductions in interface defect density [22], into practical III–
V material surfaces and interfaces. Our research facilities include highly
surface sensitive ultrahigh-vacuum (UHV) methods such as photoelectron
spectroscopy (PES), low energy electron diffraction (LEED), and scanning
tunneling microscopy (STM). Using these complementary methods, we have
been able to investigate atomic processes that occur on the surface. Sub-
sequently depositing protective metals or ALD films in situ, we have been
able to probe the interface properties with ex situ methods such as separate
synchrotron radiation photoelectron spectroscopy (SR-PES) and photolumi-
nescence (PL). Using this procedure, we have also proceeded into device tests
using practial III–V device structures grown with molecular beam epitaxy
(MBE), indicating advances also in e.g. infrared (IR) detector devices. The
last part of this work is giving promising results for also non-planar device
concepts consisting of several crystal plane surfaces, a key point for future
technologies, by proof-of-concept crystalline oxidation of (111) surfaces.
Chapter 2 gives introduction into fundamental properties of semicon-
ductors, surfaces and interfaces, and interplay between them. In particular,
semiconductor–oxide junctions are discussed. In chapter 3, the experimen-
tal methods used in this work are introduced, as well as their basic working
principles and theory, along with the benefits and information each of the
methods offers. Chapter 4 focuses on the applied part; exemplary semi-
conductor devices that facilitate functional oxide-interfaces or contain such
interfaces by necessity are presented along with the background on building
blocks of such structures. Meaning of passivation on interfaces for these
device concepts is discussed. Chapter 5 summarizes the results of the work






Semiconductors have a variety of distinct properties that make them ben-
eficial for various applications in photonics and electronics. Some of the
beneficial aspects of a particular semiconductor material can be hindered
by degradation resulting from ambient conditions or disruption of symme-
try at the surface and hence difference in electrical properties. Many of the
detrimental properties are related to effects on the surfaces and interfaces,
a key point regarding the work carried out in this dissertation, and a key
challenge regarding the optimal utilization of these materials. To provide a
sufficient background on the subject, this chapter first presents some basics
of semiconductors in general.
2.1 Fundamental Properties of Semiconductors
Semiconducting material is traditionally loosely defined as a solid material
that has an energy gap between the valence band (VB) and conduction band
(CB) of electrons, that is smaller than for insulators, but non-zero as opposed
to metals. This property implies that charge carriers can be excited fairly
easily from and to conduction band, in which they can transport charge in
the material, i.e., conduct electricity. They can also recombine, producing
photons with the wavelength corresponding to the difference between the
energy levels, or bands in this case. By tailoring and engineering the band
structure, several desirable functionalities can be obtained.
2.1.1 Bonding and Energy Levels
In this, and the following sections, properties characterizing semiconductors
are introduced. In the notations and subscripts used, n refers to conduction
electrons, p to valence band holes, s to surface, d to donor character, a to
acceptor character, and i to an undoped (intrinsic) semiconductor, where
Fermi-level EF is approximately at the middle of the energy band gap Eg.
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The energy bands are characteristic to solid-state materials; when two
atoms are brought into the vicinity of one another, their wave functions
start to significantly overlap. This leads to the superposition of the indi-
vidual wave functions, which in turn can result in a lower energy (bond-
ing) state, which valence electrons from both of the atoms tend to occupy,
and a higher energy (antibonding) state, which is left empty. If the sys-
tem is brought into lower total energy in this way, a stable compound will
form spontaneously. Similar effect can occur if several electron pairs are
involved and any number of atoms are added periodically, and thus, solid
state material is formed. When the number of atoms is on macroscopic scale
(∼1× 1023 cm−3), there is a similar number of energy states to occupy, and
these are the quasi-continuous (valence and conduction) energy bands of the
material. Depending on the location of the electron energy levels, which
allow the first excited states of a solid (with respect to the ground state),
the material can be categorized as metal, insulator, or semiconductor, as









1 atom 2 atoms bulk solid
semiconductor
Figure 2.1: Energy band splitting, from atoms to solid
Semiconductors are traditionally divided into sets consisting of elemen-
tal groups that build the structure, the most common ones being group IV
semiconductors (Si, Ge, SixGe1−x) and group III–V compound semiconduc-
tors (such as GaAs, GaxIn1−xAs, GaSb, GaN, InP, InSb) [23, 24]. These
materials form covalent bonds to fulfill the octet rule. This is easily un-
derstood by considering bulk Si; a single Si atom has 4 valence electrons:
3s23p2, that hybridize into sp3 orbital. The hybrid orbitals are tetrahedrally
configured, so that a single Si atom finds four Si atoms as nearest neighbors
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due to symmetry of bonding energy states. Repeating such configuration for





face-centered cubic (FCC) lattice), depicted in Fig. 2.2 (a). The energy
required to lift one electron from 3s to 3p orbital in order to form the hy-
brid orbital is much less than the lowering in the total energy of the system.
Binding energy for a Si–Si bond is 1.8 eV per atom, making the solid di-
amond lattice structure (d) a very stable phase for bulk Si [23]. Similar
configurations are observed for many III–V materials, but for III–V’s, the





4) basis. This is known as zincblende (zb) structure (Fig. 2.2 (b)).
Another frequently observed type for III–V’s is the würtzite (w) structure,
in which the hexagonal closely packed planes are separated by a different
distance from what is found in cubic structure (Fig. 2.2 (c)). Group IV
elemental semiconductors have a perfectly covalent bonding, whereas III–
V’s have a mixed covalent/ionic, or polarized bonding due to the difference
of electronegativity of the different atoms. However, their ionic nature is
significantly less than e.g. II–VI or I–VII compounds [23]. Semiconducting
nature is generally found in covalently bonded solids as the charge carriers
are more weakly bound than in strongly ionic materials (correspondingly,
commonly found in insulators), but stronger than in metals.
(a) (b) (c)
Figure 2.2: Diamond (a), zincblende (b), and würtzite (c) structures
The exact description of a materials properties can be done utilizing
quantum mechanics, treating electrons as waves rather than particles. The
energetics are solved from the Schrödinger equation, a task which is greatly
simplified by the periodicity of the lattice and the corresponding potential
that the electrons experience, each wave function being characterized by
a wavevector k. It follows from such preconditions and construction of a
reciprocal lattice in k-space that the general solutions for one-electron time-
independent Schrödinger equations are spatially periodic (Bloch–Floquet
theorem), and that in a similar manner, the solutions are periodic also in
the k-space. Thus, it is sufficient to inspect a primitive unit cell in both real
and reciprocal space, to completely characterize the properties of a material.
8 Chapter 2. Semiconductors, Surfaces and Interfaces
Qualitative description of semiconductor band structure (i.e., E−k rela-
tion) of valence electrons can be constructed by nearly free electron approx-
imation using by adding a small pertubation (attractive potential near the
nuclei) to the Hamiltonian of the Schrödinger equation. The result shows
that for weakly bound electrons, a band gap Eg, or a discontinuity in en-
ergy at the Brillouin zone boundary and Γ point (i.e. k = ±π/a where a
is the lattice constant, or k = 0, in one-dimensional case) opens up. Eg is
observed also in disordered solids if the electrons are strongly bound, i.e.,
bonds are strongly ionic, such as in SiO2. More sophisticated yet specific
approaches, such as using pseudopotentials or orthogonalized plane wave
method are required for quantitative analysis. The most widely utilized
concept in computational studies is the density-functional theory (DFT), in
which the many-particle system is solved with high accuracy using approx-
imate functionals of the particle density. Validity of such analyses are still
always guided by experimental results, such as optical absorption, PL or
PES/angle-resolved photoelectron spectroscopy (ARPES) studies [25, 26].
Fig. 2.3 (a) shows the first Brillouin zone of FCC lattice and (b) the band
structure and projected density of states (DOS) for GaAs.
Band structure of a semiconductor is instrumental for solving any of its
properties, such as DOS, directness of Eg (whether conduction band mini-
mum (CBM) is on the same or different k-value as valence band maximum
(VBM)), and effective masses m∗n, m∗p that are used to compensate for the
different response to external electric field E in a crystal as compared to free
particles: −eE = m∗n dvdt , and acquired from the local relationship between
energy and momentum (E − k relation) approximated as parabolic in the
Γ-valley:




The different symbols in x-axis of Fig. 2.3 (b) correspond to the symmetry
directions seen in (a).
In an intrinsic, pure semiconductor material all of the valence electrons
occupy bonding orbitals at VB at 0 K temperature (i.e., all the levels below
the band gap). When temperature is increased, thermal excitations start
to occur and some of the electrons occupy also CB states. For example, an
intrinsic semiconductor which is completely insulating at 0 K can conduct
electricity in room temperature (RT) because of non-zero statistical occu-
pation in the conduction band. The extent of this effect is dependent on
temperature, band gap of the material, and the positioning of Fermi-level
EF, i.e., the level up to which the energy levels are statistically more prob-
ably occupied than not. Generally, the energy level occupation distribution














Figure 2.3: (a) First Brillouin zone of FCC (that constructs the zb struc-
ture of GaAs) lattice in k-space. (b) Calculated GaAs band structure and
DOS from empirical nonlocal pseudopotential scheme, with experimental
PES spectrum marked with dashed lines, after [26, 27]
for fermions such as electrons from Fermi-Dirac statistics is characterized
by the Fermi-distribution fe(E), which is valid for also characterizing oc-
cupation in VB (holes) and CB (electrons) for highly doped, degenerate
(metal-like occupation of CB states for electrons) semiconductors:
fe(E) =
1
exp (E−EFkBT ) + 1
(2.2)
Here, kB represents the Boltzmann constant and T the temperature. For
non-degenerate semiconductors (low doping and thus, discrete dopant lev-
els and low CB occupation of electrons), only the tail of this distribu-
tion occupies VB or CB, and is simplified to Boltzmann-distribution when
E − EF  kBT :




In a statistical sense, as seen from Eq. (2.2), EF is the level in which the
probability of finding an electron is 0.5, the above and below of which the
probability is characterized by fe. Equilibrium conduction electron density
n0 in a semiconductor can be calculated as a product of the distribution
fe(E) and CB DOS and integrating over the CB range.
By introducing impurities into the material, one can bring extra electrons
or holes that are utilized as mobile charge carriers in the structure. In
practice, e.g. using donor atoms (n-type doping) such as Si in GaAs melt, the
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Si atoms substitute some of the Ga atoms in solid GaAs, but since there is an
extra electron, it is donated into the structure and is fairly mobile. In energy
space, the effect of n-type impurity atom is seen as a state above the intrinsic
Fermi-level (Ei), from which the electron is easily excited into the CB, and
thus, n-type conductivity is introduced. With sufficient n-doping, the EF is
raised close to the CB due to significant proportion of electrons occupying
high energy levels, and thus, the material, rich in electrons, exhibits much
higher conductivity in a given temperature. Similar but opposite effect is
realized with acceptor atoms such as Zn or Be in GaAs, which replace Ga
atoms with a charge deficiencies, i.e., holes. Si works as an amphoteric
dopant, so that if it substitutes As, the Si atom is an acceptor. A hole
propagates in the structure by drawing an electron from an adjacent bond;
the p-type conduction, or movement of holes, is actually net movement of
adjacent electrons in the opposite direction. Analoguously, in an energy
diagram, holes are introduced to the VB through the excitation of electrons
to low energy states induced by acceptors below Ei, which effectively lowers
the EF. Efficient doping requires low ionization energies of the dopant atoms
in the semiconductor matrix, with respect to the CBM or VBM, and also
appropriate doping levels to avoid formation of compensating defects [23].
2.1.2 Characteristic Semiconductor Properties
The key properties that dictate electrical characteristics of a semiconductor
are majority carrier density, n0 (electrons) or p0 (holes), and charge carrier
mobility, µn or µp. µn (or µp similarly with corresponding values for holes)
is given by:
µn = e〈τr〉/m∗cn. (2.4)
m∗cn is the conductivity electron effective mass and 〈τr〉 the mean relaxation
time of charge carriers. Most III–V’s, such as GaAs and InP, have spherical
constant energy-surface (parabolic band), and the DOS effective electron
mass, m∗n is an isotropic scalar quantity and thus, equivalent to m∗cn.
Variation in carrier density and mobility are often observed in perfor-
mance in the electrical conductivity, σ, of a material:
σ = σn + σp = en0µn + ep0µp, (2.5)
which is straighforwardly increased by doping the material and thus increas-
ing n0 or p0. Too heavy doping will however make the electronic structure
degenerate and change fundamental properties of the material. Further-
more, ionized impurity scattering becomes important in e.g. Si and GaAs
for doping concentrations of ≥ 1× 1017 cm−3, and as dopants impurities
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are introduced into the structure, the crystal quality is affected, which can
degrade some properties to an extent. Increasing doping level reduces 〈τr〉,
which is seen as reduced mobility. [25]
To maintain a high mobility and thus fast switching in transistors, un-
doped regions of semiconductor material are utilized, e.g., in HEMT struc-
tures, discussed briefly in section 4.3.2. Mobility in several III–V semicon-
ductors is much higher than in Si due to their band structure, which results
in a much lower m∗n, but also affects the scattering mechanisms involved
[25]. Much faster and higher frequency operation of electronic and photonic
devices are thus potentially achieved with III–V semiconductors. Some of
the important materials parameters that are readily quantifiable for intrinsic
semiconductors are listed in Table 2.1 for some selected materials [23, 26,
28]. It is noted that in addition to direct band gaps and high mobilities,
many of the ternary and quaternary III–V compounds can be grown with
crystal growth methods such as MBE lattice matched on binary substrates
such as GaAs by tuning their composition. These properties make III–V’s
highly versatile materials and enable e.g. growth of quantum well structures
and high efficiency multi-junction solar cells.
Other highly important factors in semiconductors concerning especially
photonic devices include their absorption and recombination characteristics.
These properties can also be investigated and utilized to probe the material
in more general, using e.g. PL method described in section 3.6. An electron
can be excited to a higher energy state when it absorbs a photon, leaving
behind a hole in its origin. Fundamentally, direct transition from VB to CB
is the most likely event that occurs when the photon energy hν exceeds the
direct Eg of the material. In this regime, a significant absorption coefficient
α is observed. α dictates attenuation of the Poyntig vector S, i.e., the flow
of energy (that is proportional to photon flux):
S(z) = S0 exp (−αz). (2.6)
However, the absorption (and thus, also attenuation) are dependent on
the band structure; transition probability is proportional to the transition
states available, i.e., DOS at VBM and CBM and time-dependent pertu-
bation matrix element. The matrix element is independent of wave vector
for direct allowed state transitions, and near the Γ point, it is valid to as-




hν − Eg, (2.7)
where K is a constant. Typical values of α for III–V semiconductors for









Table 2.1: Some of the discussed physical properties of common (undoped) semiconductor materials at room temperature. ni
denotes intrinsic carrier concentration. Representative values are shown from vast literature of experimental results [23, 26, 28].
For materials with an indirect band gap, the lowest energy VB → CB as well as direct Γ transitions are shown.
Material Lattice Eg (eV) a (Å) ni (cm−3) µn (cm2 V−1 s−1) µp (cm2 V−1 s−1)
GaAs zb 1.42 (Γ) 5.65 2.1× 106 7000 – 10 000 250 – 400
GaSb zb 0.70 (Γ) 6.10 1.5× 1012 2600 – 7700 250 – 1000
Ga0.47In0.53As zb 0.73 (Γ) 5.87 6.3× 1011 12 000 300
Ga0.52In0.48P zb 1.96 (Γ) 5.65 3000 45
AlAs zb 2.16 (Γ→ X) 5.66 1000 80
2.95 (Γ)
InP zb 1.35 (Γ) 5.87 3.3× 107 4000 – 6000 150 – 600
InAs zb 0.36 (Γ) 6.06 1.3× 1015 20 000 – 40 000 100 – 500
InSb zb 0.18 (Γ) 6.48 2.0× 1016 70 000 – 100 000 850 – 1700
α-GaN w 3.43 (Γ) 3.19 (a) 150 – 1500 < 350
5.16 (c)
β-GaN zb 3.22 (Γ) 4.51 50 – 1000 50 – 350
AlN w 6.2 (Γ) 3.11 (a) (14)
4.98 (c)
Si d 1.11 (Γ→ ∆) 5.43 1.0× 1010 1350 – 1500 370 – 500
4.1 (Γ)
Ge d 0.66 (Γ→ L) 5.66 2.3× 1013 3900 1800 – 1900
0.80 (Γ)
2.1. Fundamental Properties of Semiconductors 13
hν, or lower λ0, photons being absorbed closer to the surface [25, 26, 29].
Penetration depth, δ, is an illustrative quantity for comparing the magnitude
of absorption [29]. It is defined as the depth, by which 63 % of the photon
flux has been absorbed. That is, the intensity has attenuated to e−1 (37 %):
S(δ) = S0 exp (−αδ) = S0 exp (−1) (2.8)
⇔ δ = 1/α. (2.9)
After excitation, the charge carriers can drift in the material due to an
electric field E or randomly diffuse without external force. Eventually, if the
charge carriers are not collected to an external electrode, the carrier will
recombine radiatively or non-radiatively, depending on the energy states
involved. Radiative recombination commonly occurs in high-quality direct
Eg material where only small amount or no gap states (states that lie within
Eg) are found, and this produces light with wavelength that corresponds to
the Eg. If trap recombination centers (due to deep-level impurities, or,
vacancy, interstitial, or antisite defects) exist in the material, the charge
carrier can recombine non-radiatively through the corresponding, commonly
introduced gap states. The recombination through these centers facilitates
phonon vibrations. The process and recombination rates are described in
the Shockley-Read-Hall (SRH) model [30, 31], from which it is observed
that the recombination rates are dictated by charge carrier densities and
minority carrier lifetimes τn and τp. Lifetimes are inversely proportional to
their capture coefficients (cn, cp), and trap state densities Nts, and so higher
Nts is always observed as reduced τ [25].





one obtains the mean length that an electron propagates before recombina-




The same equations are valid for holes, correspondingly. Typical carrier
lifetimes for high crystal quality GaAs based materials can be found in the
range of 5× 10−9 s and 3× 10−6 s for electrons and holes, respectively (low
injection levels, low doping). Using mobilities listed in Table 2.1, corre-
sponding Ld are in the range of 10 µm and 50 µm in RT. Diffusion lengths of
around 10 µm are commonly observed for high quality, pure III–V crystals
[25, 26, 28].
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2.2 Semiconductor Surfaces
Bulk properties of a semiconductor dealt with so far are necessary for un-
derstanding the properties of semiconductor surfaces, and principles behind
the methods that are used for investigating them. The surface part of semi-
conductor material is however an important focus area here and exhibits a
range of important phenomena to study by itself, in order to understand
further interactions with the environment.
2.2.1 Atomic Structure
In order to create a surface from bulk, bonds along a particular lattice plane
(commonly (100), (110) or (111)) need to be broken. The covalent bonds,
that build the semiconductor lattice, towards this plane are left partially
unfilled and “dangling”. This is energetically unfavorable, and the bonds are
highly reactive. The surface energy is lowered tremendously as the dangling
bonds find their nearest surface neighbor atoms to bond with. A bulk trun-
cated (100) surface of a diamond structure contains two dangling bonds per
surface atom, which tend to form dimer bonds between two of these atoms
to lower the surface energy. In such a configuration, each of the atoms still
contains one dangling bond, which might be filled with electrons or empty,
depending on the valence of the atom. From this process it follows that for
semiconductors, the surface unit cell is most often larger than the (1×1)
truncated bulk unit cell. Famous examples are e.g. Si(100)(2×1) observed
as a result from fluctuating buckled dimers of c(4×2) and p(2×2) [32], and
Si(111)(7×7), illustrated in Fig. 2.4 (a) and (b), respectively. Also (ζ)
atomic models for Ga-rich conditions on GaAs(100) are shown in (c) (by
Lee et al. [33]) and (d) (by Kumpf et al. [34]). The particular unit cells
describing the resulting lattice are called surface reconstructions, which are
obtained when lowering of energy on the surface through rebonding or rehy-
bridization overcompensates the increase of energy through the strain that
accompanies the reconfiguration in surface layers. [35, 36]
A few principles that deal with physics and intrinsic features of semi-
conductor crystals can be distinguished to identify and predict the nature
of surface reconstructions. [35]
1. Surface reconstruction tends to form in such a fashion that saturates
the dangling bonds, or converts them into non-bonding electronic
states (filled vs. empty bonds). Saturation can occur through re-
hybridization, as is observed for Si(111)(2×1) where sp2 hybridization
occurs, and the three-fold coordinated structure’s fourfold valence of
the atoms is saturated through π-bonds.






Figure 2.4: Si(100)(2×1) (a) and Si(111)(7×7), after [37] (b). Generally
accepted atomic models (ζ) for Ga-rich reconstruction, GaAs(100)c(8×2)
(c) and (d), dark (light) balls denoting As (Ga) atoms, after [38].
2. Atomic relaxation tends to lower the surface energy, lowering occupied
state energy and thus opening a band gap, leading to semiconducting
characteristics, unless some surface states lie at the EF. For example
on buckled dimers of Si(100)(2×1) one atom is buckled upwards to oc-
cupy electrons on the bonding π-orbital and the other one is buckled
downwards and π∗-orbital prominent on this atom is left empty. With-
out buckling, the energies on these orbitals would overlap, causing a
metallic character.
3. The surface preparation determines which surface reconstruction will
be observed, namely, the lowest energy structure kinetically accessi-
ble. For example, cleaved Si(111) reconstructs in a (2×1) structure,
and turns into a lower energy (7×7) only after a high temperature
annealing due to an activation barrier.
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The three conditions above make up a solid basis for predicting behavior
on elemental semiconductors. For compound semiconductors, one needs to
take into account the different valence of the constituent atoms, i.e., atoms
that have cationic or anionic nature on the surface.
4. Cations have higher energy dangling bond orbitals than the anions do,
and hence, those of anions must be filled with the electrons available
in the surface layers, leaving the cation dangling bonds empty, to re-
tain the surface uncharged. This is known as the autocompensation
rule, or electron counting rule, which is important in identifying III–
V bonding at interfaces, and thus, also surface reconstructions. This
simple rule, for example, successfully predicts three anion dimers and
a single missing one in the III–V(100)(2×4) surface unit cell. [39]
5. Dangling bonds rehybridize to lower the surface energy (or electrostatic
repulsions), leading to particular atomic orientations and geometry
observed for a particular atomic stoichiometry on the surface.
2.2.2 Surface and Interface States
As discussed previously, several properties of solid-state materials are conse-
quences of their periodic crystalline nature. Therefore, a surface that breaks
this symmetry has drastic implications on these properties. Specifically, to
satisfy continuity conditions of the electron wavefunctions, the part of the
wavefunction decaying into the solid and vacuum with its imaginary part,
absent in the bulk, result in real energy eigenvalues that are not found in the
bulk material (surface resonant or evanescent states). Therefore, additional
energy states are an inherent property of the surface of a material. The
real wavefunctions also decay into the vacuum. In practice, surface dangling
bonds are taken into account in a tight-binding model utilized in solving the
surface properties. This way, group III atoms are found to contain empty
dangling bonds and group V filled ones in III–V compounds theoretically,
dictated by their respective energy levels.
The markedly different geometry and occupation of bonds at the semi-
conductor surface generally also induces differences in the band structure,
possibly resulting in significantly different electronic properties than pre-
dicted without any relaxation or reconstruction. The same is analoguously
true for semiconductor interfaces due to similar discontinuity as with vac-
uum, but the characteristics of the changes in properties are dictated by the
constituents and specific atomic configurations of the heterostructure. [36]
Indeed, surface actually is a trivial type of interface of bulk material with
vacuum, and interface states emerge in practice due to various effects such
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as extrinsic defects, lattice mismatch, etc. [25] in addition to the intrinsic
bonding induced states.
The surface or interface energy states that lie within the Eg of the ma-
terial can result in i) recombination centers or ii) charge trapping and con-
sequently Fermi-level pinning (FLP). Non-radiative recombination through
recombination centers will cause loss of effective current, transforming into
heat. Effectively, this will increase power consumption or deteriorate e.g.
quantum efficiency of photonics devices. Charge trapping, on the other
hand, has significant implications on the control of charge carrier density in
the vicinity of surface layers.
A static charge building up on the surface or interface will leave a space
charge region depleted of the carriers of the same sign, in order to retain
charge neutrality. This is seen as band bending (internal E) near the surface
or interface, illustrated in Fig. 2.5 (a) as the offset of EF from VB and CB.
When a sufficiently high amount of surface states are occupied by charge
carriers, the surface potential V (0) corresponds to the difference between
the surface states’ energy and EF in the semiconductor bulk. Similarly,
V (z) = 0 in bulk. The space charge %(z) consisting of donors, acceptors and







where ε0 is the vacuum permittivity and κ the dielectric constant of the
material. One can estimate the width of the depletion layer, zdep, using the
above constraints and considering the space charge to simply consist only of
ionized impurities, i.e., for n-doped semiconductor %(z) = eNd where Nd is




(z − zdep)2 (2.13)
Consider, e.g., an n-doped GaAs sample with typical approximate param-
eters of κ = 13, Nd = 1× 1018 cm−3 and V (0) = 0.7 eV (near midgap) for
surface acceptors, which is a typically observed separation between CBM and
the Fermi-level at the surface due to surface or oxide interface states [40–42].
This results in zdep ≈ 30 nm and a respective total space charge per area
(that equals surface charge) of
∫ zdep
0 %(z)dz = Ndzdep ≈ 3× 10
12 e cm−2.
Thus, the surface states can cause band bending near the surface, which
is readily observed on the oxide interfaces as well. The states possess an
energy and a donor or acceptor character. However, the effective bending
is naturally much less if the amount of such surface states is significantly
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Figure 2.5: Diagram of band bending with acceptor-type surface states
(a), and the correlation between band bending and surface charge density,
which equals the space charge beneath the surface in thermal equilibrium
for a typical GaAs material (b), which has been marked with red circles,
highlighting the dense distribution near the surface state energy 0.7 eV,
where band bending is seemingly unaffected by changes in surface acceptor
density Nsa, as opposed to low Nsa curves, after [36].
diminished, since the space charge matching surface charge is significantly
smaller, resulting in lowering of surface potential according to Eq. (2.12).
However, when the surface charge reaches a value corresponding to potential
at which the surface states lie, the increase or decrease in the amount of the
charge has significantly smaller effect on the bending. This is illustrated in
Fig. 2.5 (b) [36]. This effect is what was previously denoted FLP, which has
significant implications concerning the switching from accumulation through
depletion to inversion at the semiconductor surface. This can be understood
in terms of how filling of the surface states affects the charge to be utilized
for conduction near the surface. The extra number of states above which
pinning occurs, are neutral in thermal equilibrium. However, when external
voltage through e.g. an insulating film is applied to bring inversion charge
carriers to the surface, they will merely occupy surface trap states and thus,
do not contribute to conductivity until an undesirably high external voltage
corresponds to a surface charge exceeding trap density. In other words,
significant FLP is in practice equivalent to a high amount of surface/interface
states that trap charge carriers and hinder e.g. switching in transistors.
From the above calculation and discussion, a critical concentration for
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FLP can be interpreted to be in the range of 1× 1012 cm−2 for typical GaAs,
which is quite small value considering that surface atom concentration is in
the range of 1× 1015 cm−2 (0.1 % of such surface/interface state causing
atoms are enough to pin the EF) [36]. Indeed, in practice, it is challenging
to avoid FLP on III–V semiconductors, GaAs in particular [8, 43].
The surface states can be categorized as fast or slow states, depending
on their respective time constants associated with the recombination. The
surface terminology can be misleading, since slow states are often associ-
ated with border traps [44] within an oxide layer above, to which charge
carriers need to tunnel through a barrier, and hence the long time constant.
However, these interface related defect states or traps can play a signifi-
cant role in, e.g., the band bending and pinning behavior described above.
The surface/interface traps/states, or states at the intimate electrical con-
stant of the semiconductor [44] are usually fast states which facilitate short
time constants, or fast recombination at nonequilibrium conditions (under
illumination causing excess carriers, for example). The recombination at
semiconductor surface can be treated as SRH recombination, when addi-
tionally taking into account band bending and the associated changes in
charge carrier concentrations. The surface recombination velocity vs is a
fairly complex function of cp and cn, trap state energy (Et) and surface
potential (φs = (EF − Eis)/e), but depends linearly on Nts assuming no













The native oxide interface on GaAs(100) is naturally quite prone to sur-
face recombination, and difference to epitaxial crystal interface is drastic; vs
of 10 cm s−1 has been measured at lattice matched GaInP/GaAs interface
and 1× 107 cm s−1 for the respective air/GaAs interface [45]. For chemically
polished Si(100), surface state density can be less than 1× 1010 cm−2 and
the corresponding vs 1× 103 cm s−1 [25].
2.3 Oxide–Semiconductor Stack
An oxide film deposited on top of semiconductor surface is an essential part of
a variety of semiconductor devices. In particular, metal oxide semiconductor
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(MOS) stack is a key component in FET technology, acting as a switch
between conductive and non-conductive state of the semiconductor channel
in MOSFETs [8, 46]. On the other hand, oxide layers on semiconductors
can be utilized e.g. as anti-reflection (AR) or high reflection (HR) coatings
in photonics devices [v, xix], in memory devices [47], as functional parts of
energy technology such as H2O or CO2 splitting [48, 49], and potentially as
buffer layers for integration onto Si [50], along with various other ongoing
research areas. Furthermore, a stable oxide film inherently protects the
semiconductor crystal from atmospheric contaminants and reactions.
2.3.1 Thin Oxide Films
In this work, we have dealt mainly with an oxide layer that could be utilized
as an interfacial layer produced on the semiconductor surface, remaining
underneath a subsequently deposited additional oxide film. In electronics
applications, FETs in particular, the purpose of the oxide film is to elec-
trically isolate the semiconductor from the gate metal, while providing as
high an E through the oxide as possible when applying voltage to the gate,
in order to efficiently modulate the charge concentration beneath the gate.





where A is the area of the capacitor and d the oxide thickness. MOSFET
transistors originally consisting of SiO2 on Si faced a major challenge with
scaling as the oxide thickness d needed to be scaled down to near monolayer
range for attaining gate control, as this also results in an increase of tunneling
current leakage through the oxide. Another parameter that enables scaling
C is κ, by changing the oxide material, which was a natural consequence in
the progress of MOSFET technology (see also section 3.2.5).
Today’s standard MOSFETs contain an ALD produced high-κ film, typ-
ically HfO2, which offers large enough VBM and CBM offsets (3.3 eV and
1.4 eV) to Si, for leakage current suppression, and high κ-value of 16 to 25, as
opposed to the corresponding value of SiO2: 3.9 [4, 51]. Therefore, a HfO2
film can be deposited 5 times as thick as a corresponding SiO2 film with
similar gate control (or effective oxide thickness, EOT = 3.9κ d). In addition,
HfO2 is thermodynamically highly stable, which is a necessity to prevent
excessive formation of additional interfacial compounds such as SiO2 along
with metallic Hf and silicides. These are some of the various attributes re-
quired of a gate oxide, but e.g. interface characteristics and other materials
properties for high-κ oxides are still being widely investigated [4].
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One of the prospective materials concerning high-κ/III–V interfaces is
Al2O3 due to its high thermal stability and properties related to interface
formation. Indeed, the problematic properties of III–V native oxides can be
alleviated with an ALD deposited Al2O3 due to the so-called ‘self-cleaning’
[52]. The self-cleaning refers to the ability of an ALD precursor gas to
scavenge oxygen from the native oxide as it adsorbs on the surface and this
way leave a more abrupt interface, almost free of group III and V oxides.
Depositing stacks or nanolaminates with alternating layers of e.g. Al2O3 and
HfO2 can further provide complementing benefits, i.e., self-cleaning, a very
high crystallization temperature (for avoiding grain boundary formations),
and diminished diffusion of O due to inclusion of Al2O3, while retaining high
κ of HfO2 [53, 54], all of which can partly contribute to reduction of interface
defect state density. Our interface investigations have included Al2O3 as the
oxide layer due to its various beneficial properties that make Al2O3/III–V
interface a prospective candidate to be utilized in various applications.
2.3.2 Oxide–Semiconductor Interface
As discussed previously, different compounds and different bonding states as
well as disruption in symmetry give rise to energy levels that may lie within
the band gap of the semiconductor analogously as at surfaces. Despite sev-
eral models explaining general trends in formation of gap states at semicon-
ductor interfaces (metal-induced gap state (MIGS) [55] model, unified defect
model (UDM) [56], disorder-induced gap state (DIGS) model [57], among
other original and refined models [58]), it seems that various effects need
to be considered when considering a particular combination of materials,
their interface, and the associated process flow. This emphasizes the impor-
tance of surface and interface chemistry studies of semiconductor crystals
designed for operation in electronics. The importance of bulk termination
at the interface is seen for example from comparison between GaAs(111)A
(Ga-terminated) and GaAs(100) (Ga-As-terminated) n-MOSFETs [58]: for
GaAs(111)A the defect states are simply regarded due to missing anions
(As) and for GaAs(100) mostly missing cations (Ga) at the interface. The
defect state energy for missing anions is much closer to CBM which re-
sults in GaAs(111)A drastically outperforming GaAs(100) n-MOSFET. For
p-MOSFETs the trend is exactly opposite, as one might expect.
The passivation, or suppression of charge carrier interaction with inter-
face defect states, commonly relies on i) repelling of charge carriers from
recombination centers with a field effect due to fixed charges in an oxide
film, observed beneficial in for example Si solar cells with Al2O3 film [59],
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Table 2.2: Gibbs free energies ∆G for formation of various semiconductor
and oxide compounds [62–64] in RT.






















ii) similar mechanism with a wide Eg lattice matched overlayer (such as Al-
GaAs or AlInP on GaAs) to act as a carrier confining barrier between the
device active layers and the surface/interface in e.g. quantum well transis-
tors or solar cells [7, 60], or iii) suppression of the defect states altogether.
The means of pursuing point iii is optimizing the bonding and chemistry at
the interface, which is often denoted chemical passivation. This is a favor-
able way of dealing with defect states, since it does not affect other device
functionality by its nature, but it is, however, most complex issue to solve.
To encompass formation of favorable compounds at oxide interfaces, we
consider their thermodynamic stability by comparing Gibbs free energies,
∆G for different compounds in a specific set of reagents. Any given reaction
will tend to settle towards the compound which has the lowest ∆G in excess
ambient of constituent materials (in RT). Although the ∆G as reference val-
ues are given for bulk compounds, they may serve as a guide for specific bond
formation also for e.g. interfacial suboxides, since the reaction will have a
tendency to end up in the compounds with lowest ∆G. Table 2.2 lists some
of the ∆G values for compounds related to this work. Here the importance
of surface science approach is paramount for understanding atomic scale ef-
fects; although Ga–oxides have lower ∆G, during RT oxidation, O with large
electronegativity bonds initially to As atoms with the filled dangling bonds
on GaAs(110) [61]. Generally, formation of oxides is thermodynamically a
highly favorable process for III–V semiconductors. This is why oxidation of
clean semiconductor surface is in practice impossible to completely avoid in
atmospheric ambient conditions, making chemical passivation very difficult.
From binary III–V compounds, group III oxides are typically more stable
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than group V and this effect is observed already at the initial stages of
oxidation [65]. Many species have been suggested to give rise for defect states
on III–V semiconductors, including both group III and V oxides, elemental
group V species, and anti-site defects [66–69]. For example reaction 3O2 +
4GaAs 2Ga2O3 + 4As will create additional metallic or elemental As
at the interface in addition to trivalent Ga oxide. In practice this is seen
as additional point defects arising from excess of As bonds. Indeed, the
persistent FLP observed for GaAs has recently been suggested to be caused
due to amphoteric nature of these As bonds, exhibited as saturated dangling
bonds with an excess of electrons and as dimer bonds with excess of holes,
both giving rise to midgap states for GaAs [40, 41, 70]. Despite being
quite volatile, loosened group V atoms tend to get trapped underneath the
III–V/oxide interface [67–69], which means rise of defect states considered
responsible for the FLP at the interface without proper chemical passivation.
Chemical and structural effects of ALD produced films on III–V sur-
face/interface have been widely under research in the recent years [52, 54,
67, 71–77]. The general consensus is that while the interface chemistry of
ALD grown films offers prominent benefits, there are still various detrimen-
tal effects to consider in order to attain low interface defect densities. These
include e.g. out-diffusion of group III atoms compromising structural in-
tegrity [54, 74], formation of elemental/metallic group V species [67], and
border traps within the film [78]. Furthermore, deposition and substrate
preparation parameters need to be optimized in order to produce chemical
species with inherently as low a defect state density as possible at the inter-
face [67, 76, 79]. Models regarding the exact chemistry at the surface during
film deposition are still being investigated and revised [77] and thus, there
is still significant progress to be made for a more perfect understanding and
control of the interface chemistry and structure.
It is considered that low oxidation state oxides of group III atoms at the
interface produce a more ideal, even bulk-like [80] bonding and charge distri-
bution, causing much less deterioration of carrier mobility or band structure
than the corresponding high oxidation states [81, 82]. Many approaches
have been used to create a layer between an oxide film and semiconductor
that suppresses the natively occurring reactions at the interface, using the
low oxidation state group III compounds, passivating interfacial layers, or ex
situ treatments with e.g. sulfides [xvii, 54, 73, 80, 83–85]. Benchmark passi-
vation method for GaAs(100) is UHV deposition of Ga2O3(Gd2O3) (GGO)
oxide film that grows epitaxially in the first few monolayers with a very low
Dit of < 1× 1011 cm−2 eV−1 [86]. The termination of bulk with appropriate
chemical character and epitaxial fashion, i.e., preserving crystallinity at the
interface is observed as of predominant importance [79].
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2.3.3 Formation of Crystalline Oxides on III–V’s
A simple, yet highly efficient method to passivate III–V semiconductor sur-
face with a crystalline oxide structure having the desirable characteristics
[21] similar as for GGO was discussed previously (chapter 1). This method
utilizes UHV conditions (see chapter 3) so that sample surface can be ex-
posed to pure oxygen in a highly controlled manner. A significant advantage
of creating such structure is in the requirement of simultaneous annealing
of the semiconductor at above roughly 350 ◦C. Evaporation of metallic As
and Sb in UHV occur at this temperature due to their high vapor pressures.
Hence, during crystalline oxide termination the surface is left free from much
of the significant excess bond point defect species. Such species are thus eas-
ily avoided during subsequent thin film growth or other post treatments. In
addition to inherent property of this method of avoiding defect state causing
species, a stable oxide is formed on the surface. Therefore, excessive oxida-
tion that could form defect states during subsequent film growth or brief
atmospheric exposure between treatments can be avoided [21]. A potential
improvement, or reduction in FLP using this structure is shown in Fig. 2.6















Figure 2.6: Schematic diagram of the effects of a passivating interfacial
oxide layer on n-type semiconductor, reducing defect states and FLP (a)
and an atomic model simulating such a structure (b).
Thermal Oxidation of III–V in O2 Ambient
Other possible reactions will need to be also considered to examine the
general applicability of such treatments; several mechanisms of interaction
2.3. Oxide–Semiconductor Stack 25
with O2 are possible, depending on the experimental conditions. For ex-
ample, it has been observed for Si(100) and (111) surfaces oxidized in el-
evated temperatures that oxygen can insert into the surface back-bonds,
initializing subsurface oxide growth, or alternately oxidation can result in
etching of Si due to creation of volatile suboxides such as SiO. These effects
have been observed in UHV conditions and have a prominent dependence
on the parameters used for treatments; i.e. different mechanisms observed
at different regions of the whole parameter space: temperature (500 ◦C to
800 ◦C), pressure (1× 10−8 mbar to 1× 10−5 mbar) and oxidation time (i.e.
exposure) [87–92]. For instance, while 1× 10−7 mbar O2 pressure with an-
nealing temperature of 650 ◦C etches Si(100) surface, similar treatment with
1× 10−6 mbar and 600 ◦C results in oxidized and in this sense passivated
surface without prominent etching [93].
The effects for Si discussed above will also need to be taken into ac-
count for III–V materials. In investigations related to GaAs(100) oxide film
dissociation it has been observed that As2/As4 and Ga2O species start to
desorb from the oxide film at temperatures of approximately 390 ◦C and
475 ◦C, respectively [94, 95]. Thus, the reaction mechanisms resulting in
the compounds in Table 2.2 could also be prevented by loss of other species
required in the reaction (in analogy to SiO SiO2). Namely, in the case
for GaAs(100) oxide dissociation, As2O5 is not observed but Ga2O is even
though As2O5 has lower ∆G. The combined effect of energetically favorable
Ga2O3 formation and on the other hand tendency of low ∆G Ga2O and As
species to desorb suppresses further oxidation of As.
Ga2O and In2O are relatively volatile compounds compared to higher oxi-
dation state bulk oxides or semiconductor crystals [80, 94, 96, 97]. Therefore,
in conditions that could result in breaking of O-bonded Ga or In bonds to
the semiconductor, desorption is likely to occur. This is particularly relevant
in the case of oxidation carried out in elevated temperature, since the reac-
tion chain might proceed through formation of such species. For example,
in case of GaAs, if Ga is removed from the surface at elevated temperature
as Ga2O, the exposed As-rich surface layer will be also depleted of As as
described previously, and thus, a net etching effect could occur.
Sticking probability of O2 on different surface planes of GaAs is fairly
similar and increases with temperature [98–100]. Furthermore, it has been
observed for e.g. GaAs(100)c(8×2) that oxidation in elevated temperatures
results much more prominently in dissociative adsorption [95, 101]. Thus, it
can be concluded that observation of O2 induced interaction at the surface
in RT should indicate significant alteration in bonding at the surface in
elevated temperatures. These issues are considered in this work.
26 Chapter 2. Semiconductors, Surfaces and Interfaces
III–V Crystalline Oxide Properties
Crystalline oxides through direct vacuum-based oxidation have been shown
on AlGaN [102], GaN [103], InGaAs [76], InP, InAs, InSb, and on GaAs
[21] and GaSb [I] through an intermediate In-deposition induced surface
structure [104]. The present knowledge of III–V crystalline oxides has been
recently briefly summarized in the introduction part of Ref. [xxx], which
discusses the exact chemistry of Al2O3/crystalline oxide/InAs(100) interface
and conclusions that should be drawn from its PES data.
Different reconstructions for the structures discussed can be observed
depending on the process parameters, which is often interpreted as different
O concentrations of the oxide [21, 76, 105]. In particular, atomic hydrogen
treatment on InGaAs(100)(3×1)–O can shift the reconstruction to (3×2)
[76], which could be related to changes at outermost bonds, while subsur-
face O remains (no (3×2) has been reported for clean InGaAs(100) surface).
Indeed, several other studies also indicate [xii, 13, 105, 106] that such crys-
talline oxide structures extend to subsurface layers, where each O atom finds
most group III atom bonds and thus, the most thermodynamically favorable
bonding sites.
The benefits of the crystalline oxide structure in terms of low defect state
density [22, 76, 102, 107] can be understood in terms of smaller disruption
in the bulk periodicity compared to a totally amorphous interface structure,
such as that of e.g. Al2O3. On the other hand, a more abrupt shift from
bulk semiconductor to oxide [103] could work as inducing smaller probability
for formation of defects. Thirdly, group III oxide bonds are favored in the
structure, so that its chemistry induces less defect-state causing species. In
particular, high oxidation state group V oxides observed after the oxidation
treatment [75] could be a non-inherent property of the structure [xxx], and
could likely thus be avoided with proper process parameters.
The stability of the structure [21] and benefits (along with crystalline
interface nature) acquired that persist even after ALD growth [22] can be
interpreted to be a complementary indication of the structure to really ex-
tend to subsurface; even if the topmost reconstruction is deteriorated during,
e.g., ALD film growth [108], the subsurface passivating interface remains and
protects the semiconductor crystal from defect state formation.
The investigations carried out on III–V crystalline oxides have mainly
concentrated on (100) surface planes. However, taking into account the
considerations discussed in the preceding sections, it is not at all apparent
that similar outcome should be expected from similar oxidation of other
surface planes of the same materials, which is crucial for utilization in non-
planar device structures. This has been addressed for InSb in paper IV.
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3 Experimental Methods
The methods used in this work for the investigation of materials mainly con-
sist of surface science research tools. The quality and characteristics of clean
semiconductor surfaces and after their well defined treatments with atomic
precision are characterized with high reliability with these methods. Af-
ter further processing alternative methods are required in order to visualize
and understand the quality, performance and their origins from semiconduc-
tor device structures. The experimental methods utilized in this work are
described in this chapter.
3.1 Ultrahigh Vacuum
Surface science tools in general require very clean working conditions, be-
cause i) the sample surface must not react with the ambient, or contami-
nation rate needs to be very slow, ii) many of the methods rely on particle
beams or uncovered delicate instruments that must not be interfered by the
ambient. These requirements make it essential to remove atmospheric gases
from the experimental setup.
3.1.1 Vacuum Ranges and Exposure Magnitudes
The concept of vacuum is generally applied to any enclosed volume with a
pressure less than the atmospheric pressure, but the ranges are usually subdi-
vided into rough, medium, high-vacuum (HV) and UHV ranges. UHV range
is defined as volume with pressure less than 1× 10−7 mbar [109]. In typical
modern UHV chambers, background pressures as low as 1× 10−11 mbar to
1× 10−10 mbar are reached.
Exposure experienced by the sample as a quantity is defined generally
as experimental conditions that correspond to an impingement of a mono-
layer unit of adsorbate molecules on the solid sample surface from the gas
phase, assuming a sticking probability S of unity. S is defined as the ratio
of the amount of molecules adsorbed on a surface in a bound state to the
total amount of molecules hitting the surface. It is straightforwardly seen
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that in conventional experimental conditions [110] an exposure correspond-
ing to one monolayer as described above (denoted Langmuir, 1 L) is achieved
with a product of exposure time and pressure of 1 L = 1× 10−6 Torr · s =
1.33× 10−6 mbar · s. The amount of Langmuirs in exposure therefore rep-
resents the upper limit of molecules adsorbed on the surface. For example,
an exposure with a pressure of 1× 10−7 Torr for 10 s results in a monolayer
coverage (1× 10−7 Torr · 10 s = 1× 10−6 Torr · s = 1 L), if S = 1, and sub-
monolayer coverage if S < 1. In practice, S < 1, and usually it drops down
as a function of exposure. Common initial S for gases found as impurities or
reactants, such as H2 and O2 molecules, on atomically smooth III–V semi-
conductor surfaces are typically in the range of 1× 10−5 to 1× 10−3 [100],
and thus 1× 10−10 mbar range is more than sufficient for daily experiments
on a freshly cleaned sample. In this pressure range, even if a sticking proba-
bility of 1 is assumed, it takes hours or days for a monolayer of surrounding
gas molecules to adsorb on a sample [36, 111]. However, experimental con-
ditions such as excitation sources like irradiation, Bayard–Alpert ion gauges
[99] or sample temperature can have a significant effect on S and also the
mechanisms involved [36, 101]. Minimum exposure needed for monolayer
coverage is typically in the range of > 1000 L in RT. In HV range, this
amount is reached within minutes or seconds.
3.1.2 Pumping
UHV is achieved by evacuating a closed volume with vacuum pumps.
1× 10−10 mbar vacuum can be readily achieved using turbomolecular
pumps, which have rotating wings that create collision paths for incom-
ing molecules out of the vacuum volume. Turbomolecular pumps have
a mechanical construction and they require a roughing pump to create a
1× 10−3 mbar to 1× 10−1 mbar vacuum in the outlet side for operation.
This is typically done with a rotary-vane or dry scroll type roughing pump
that operate by mechanically pressing a gas volume out in a cyclic fash-
ion. To uphold the UHV and have a completely closed volume for a case of
e.g. electrical breakdown, ion pumps are often utilized. Ion pump uses a
high voltage and strong permanent magnets to create long trajectories for
stray electrons in the volume. These electrons collide with stray molecules
creating ions, which in turn hit and are immersed in the walls of the ion
pump. The walls are typically additionally coated with Ti, that reacts with
many gas molecules such as O2 and H2O, completely removing their ability
to desorb afterwards, which can happen with, e.g., noble gases such as Ar
(memory effect). Ion pumps are typically equipped with Ti filaments so that
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the coating can be refreshed by sublimation through running a high current,
and thus, a high temperature in the filaments. [109, 111]
3.1.3 Pressure Measurement
In order to verify absence of impurity gases during and between measure-
ments, as well as control the gas exposures, the chamber pressure needs to
be constantly measured. In UHV, Bayard–Alpert (hot-filament) ion gauges
are typically used, and this is the case in our UHV systems as well. In such a
gauge, electrons are detached from a hot filament and accelerated towards a
positively biased grid, which most of them bypass. The electrons ionize gas
molecules which are collected at a wire at the center of the grid due to the
negative potential in reference to the surrounding grid. The electric current
resulting from electron flow, that compensates the positive charge of the col-
lected ions, is measured and converted into pressure reading. The applicable
range of Bayard–Alpert gauge is in the range of roughly 1× 10−10 mbar to
1× 10−3 mbar (depending on the filament current); too large pressure will
break the filament, and on the lower end, accuracy is limited by the baseline
caused by x-ray excitations due to photoelectric effect on the grid. [109, 111]
For higher pressure ranges, other types of gauges are necessary. Rough
vacuum is often monitored with a Pirani gauge, which operates based on
the variation in thermal conductivity of a wire element as a function of the
ambient pressure. There are several types of operating principles with such
gauges; in some gauges the temperature is kept constant while monitoring
the heating power, or the heating power is kept constant while monitoring
temperature or resistance/dissipated power in the wire. Typical pressures
measurable with Pirani gauges range from 1× 10−3 mbar to 100 mbar for
sophisticated designs and from 1× 10−3 mbar to 1 mbar for simpler ones
[111].
3.2 Sample Treatment Facilities
UHV treatments and measurements for the investigated samples have been
carried out in two separate systems, in which deposition tools, gas leak valves
and research equipment are available.
3.2.1 Ion Bombardment, Sputtering
For cleaning semiconductor sample surfaces brought from ambient condi-
tions, it is essential to have facilities for removing the stable native ox-
ides without making significant roughening or corrugation on the surface
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on atomic level. For this purpose, we have Ar+ ion bombardment, i.e.,
sputtering gun which is used to efficiently remove atoms and clusters from
the surface in a roughly layer-by-layer fashion. Methods such as secondary
ion mass spectroscopy (SIMS) rely on depth profiling by analyzing the sec-
ondary ions produced by sputtering, and literature on such methods contains
extensive descriptions of sputtering as a phenomenon [112]. In our sputter-
cleaning, Ar gas is brought into the gun and ionized by thermal means using
a filament, or, as in a cold-cathode by accelerating stray electrons inside a
magnetic field which collide with Ar atoms producing an ion flux like an
avalanche. Ions are then accelerated towards the sample with a 0.5 kV to
5.0 kV voltage, that gives high enough energy for the ions to remove surface
atoms or small clusters. To be exact, the surface is left quite rough after only
sputtering at RT. For mobilizing surface atoms to flatten the corrugations
and relax the structure to atomic smoothness, sample is most often annealed
after or also during the sputtering treatments (ion bombardment and an-
nealing (IBA) or simultaneous ion bombardment and annealing (SIBA)).
Annealing temperature depends on the sample material and possibly the
surface reconstruction that is to be investigated.
A prolonged sputtering can have a marked effect on the surface corruga-
tion on the atomic level (see e.g. paper IV), and sputtering and annealing
parameters need to be carefully optimized for optimal sample preparation
conditions. For this reason, other methods have been used for producing
atomically smooth real device structure surfaces in our studies (see section
4.4.1). Sputtering is used for cleaning surfaces whose properties were inves-
tigated in particular locally with e.g. STM, or sputtered in a very similar
fashion when doing comparison between a series of samples to suppress the
effects arising from sputtering only.
3.2.2 Sample Annealing
Sample annealing is carried out by passing electrical current through an
either tungsten (W) filament or pyrolytic boron nitride (PBN) heating el-
ement that is mounted to the sample stage. The heat is then transferred
radiatively and by thermal conduction to the sample stage, sample holder
and the sample itself. Temperature of the sample is controlled by checking
the emitted IR spectrum with a pyrometer that converts it into temperature
reading and the annealing power adjusted accordingly to achieve the desired
temperature. This way, sample temperatures of up to approximately 600 ◦C
are achieved. Si and Ge samples are commonly annealed by passing a DC
current through the sample [xv–xviii]. For Si, sample temperatures of above
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1200 ◦C are achieved this way, which is enough for very thoroughly decom-
posing and evaporating impurities and native oxides from the surface. Lower
temperatures can be used to smoothen the atomic step-terrace structure on
the surface by reducing the DC current.
3.2.3 Deposition
In order to investigate effects of different adsorbate layers on semiconductor
surfaces, or to use them as templates for further treatments, deposition tools
are required. Our tools for evaporating and depositing metals onto surfaces
consist plainly of physical vapor deposition (PVD) modules with electri-
cal UHV feedthroughs that have self-assembled W or Ta filament wrapped
around a piece of metal such as Sn, Mg, In or Sb. Metals that have a
high vapor pressure at relatively low temperatures are conveniently evapo-
rated with such methods by just conducting current through the filament
that brings heat to the metal by thermal conduction (where it touches the
metal) and radiatively from outer parts of the filament. It is important to
wrap a long enough wire so that heat is resistively produced in the wire, since
too small filament will result in current flowing efficiently through mostly
the metal piece, or also, significant proportion of the heat leaking into the
feedthrough contacts, and thus non-efficient resistive production of heat.
In the case of Sb, for example, efficient evaporation is achieved below its
melting point, 631 ◦C, and such materials are particularly suitable for such
evaporators. However, for example In and Sn on the other hand have lower
melting points (157 ◦C and 232 ◦C, respectively) than where efficient evapo-
ration occurs, but such a high surface tension that molten metal is also well
contained within a densely enough wrapped filament. Fig. 3.1 shows some
vapor pressure versus temperature curves for low and high vapor pressure
materials, that are due to this property particularly badly or well suitable as
UHV materials, respectively, and some that are otherwise of specific interest
concerning this work [113].
3.2.4 Gas Exposure
A significant advantage of using UHV is that the sample can be exposed to
any gas with a line connected to the chamber in a highly controlled manner.
This is achieved using a leak valve, which contains a hard needle pressed
against a softer seal material with a pinhole, achieving an UHV seal when
closed. When opened manually using lever with a very low transmission, a
small gas leak can be introduced using high purity gas on the inlet side. The
chamber is typically simultaneously pumped with a turbomolecular pump.
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Figure 3.1: Vapor pressures as a function of temperature for selected elements. [113]
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from the leak valve, which is observed as a remainder pressure in the chamber
due to non-instantaneous pumping. The extent of exposure can be chosen
by using e.g. higher pressure by opening the leak valve more, or selecting a
longer time for exposure at a given pressure.
3.2.5 Atomic Layer Deposition
Semiconductor device structures very often require high quality insulating
and/or protective films as a functional part of the device. ALD offers an
ideal method for these purposes. ALD was originally invented by Suntola et
al. for synthesis of pinhole-free thin films that could withstand high electric
fields in electroluminescent displays. The groundbreaking work was carried
out from late 70’s to early 80’s [114–117], back when the method was known
as atomic layer epitaxy (ALE).
ALD is a process where precursor molecules in gas phase are brought
into the substrate containing volume as a pulse, so that they react with the
surface (1st ‘half-reaction’), but not with each other. This treatment en-
sures a complete monolayer coverage of molecules, as long as the pulse time
is enough to saturate the surface with the precursor. The gas remaining in
the volume is then pumped or flushed (purged) with inert gas, such as N2,
and another precursor gas is brought into the volume. The molecules of the
second precursor gas react strongly with the molecules left from the first pre-
cursor pulse on the surface (2nd ‘half-reaction’), and form a second complete
monolayer of molecules. The remaining gas is again pumped or purged, and
the first cycle is then complete with a single layer of constituent substance
covering the surface. This sequence is repeated a desired number of cycles
to form the desired layer thickness with atomic scale control of thickness due
to the self-limited individual reactions [51, 118, 119]. A diagram of an ALD
process is shown in Fig. 3.2.
Reaction irreversibility (desorption constant equals zero but adsorption
constant does not), equal probability adsorption sites, self-limitedness, and
lack of reactivity between similar molecules lead into desirable characteristics
found in ALD [119]; equilibrium coverage of precursor molecules on the
surface equals one irrespective of the pressure. Total coverage depends on
typically relatively high adsorption constant, pressure, and time of exposure.
To speed up the deposition process, magnitude of adsorption constant can
be increased with temperature (according to the Arrhenius equation), but
additional activation methods have also been examined [51, 118, 119]. The
deposition parameters are controlled in such a way that ideally a single pulse
always should result in a 100 % coverage, after which purge and the following
pulse can be carried out.















Figure 3.2: Typical ALD process: 1) first pulse with precursor gas 1 and
‘self-cleaning’, p) purge and pumping of residual gas and volatile reaction
products with inert carrier gas after layer saturation, 2) pulse with precur-
sor gas 2, 3) pulse with precursor gas 1. Single cycle consists of steps 3),
p), 2), p), and atomic resolution film thickness is achieved by repeating a
predefined amount of cycles.
In order to deliver precursor gas to the sample, evaporation from liquid
phase to a significantly higher pressure than the background in the chamber
is necessary. For the Al2O3 deposition used in this work, precursor gases H2O
and trimethylaluminum [Al(CH3)3] (TMA) have high enough vapor pressure
so that they are spontaneously evaporized in RT to over 10 mbar [120, 121]
and transported to the surface conveniently in gas phase. Other precursors,
such as tetrakis(dimethylamido)hafnium(IV) [Hf(N(CH3)2)4] (TDMAH) for
HfO2 and tetrakis(dimethylamido)zirconium(IV) [Zr(N(CH3)2)4] (TDMAZ)
for ZrO2 require heating to about 50 ◦C to 80 ◦C at the precursor bottle and
inlet lines for 0.1 mbar to 1 mbar pressure, which has been observed as high
enough for efficient growth [122].
3.2. Sample Treatment Facilities 35
The very nature of the ALD process gives the deposited films various
beneficial properties: uniformity, conformity, highly thickness-controllable
and pinhole-free film. In addition, the materials that can be deposited are
dictated mainly only by selection of gases that can be used as precursors, and
the deposition of a vast variety of materials is enabled, from insulators and
metals to both crystalline and amorphous semiconductors. The properties
such as permittivity, band alignments, conductivity, crystallinity and lattice
constant, etc., necessary for a particular application is likely to be found
among the reaction products of a vast selection of precursors, which are being
intensely researched and developed. One of the main limitations of ALD
technology concerning industrial utilization is somewhat strict temperature
window for depositing any particular film. The growth rate in general is
often another limitation, with typical deposition rates at about 2 nm min−1
to 5 nm min−1. [51, 118, 119]
The general model of ALD mechanism has been discussed above, but
this will only apply in more or less limited conditions. For example, too
low sample temperature can give rise to granular growth and too high result
in desorption and decomposition, or, too low growth rate by altering the
reactive surface sites. Different temperature can even change the inherent
reaction mechanism, and, suitable precursors are needed to avoid the decom-
position. Also, steric hindrance is a significant factor limiting the growth
rate, since large molecules readily prevent adsorption of additional molecules
into reactive surface sites by blocking their path, complicating the process.
To be exact, the growth is very rarely monolayer-by-monolayer type (growth
mode can even change during deposition), and after a low number of cycles,
the surface chemistry is changed as the substrate surface sites are saturated,
which can also affect the growth rate, and it commonly does. Taking the
points noted (and more detailed discussion in e.g. [119]) into considera-
tion, it is obvious that careful calibration is required for any ALD system.
We have utilized H2O and TMA as precursors since the ultimate quality of
Al2O3 produced is well-known and an ideal-like, not too sensitive process is
established in terms of processing parameter variation, and thus, the param-
eters are fairly easily considered and calibrated. Also instrumental factors
such as chamber sidewall or heating filament temperatures can be calibrated
when the optimal properties (uniformity, stoichiometry, growth rate) of the
end-result are well-known. [119]
When transitioning from 65 nm to 45 nm technology node in integrated
circuit (IC) and microelectronics industry, ALD, having established capa-
bility to deposit high-κ oxides, was generally introduced in order to replace
SiO2 with HfO2 as the gate oxide, when smaller equivalent oxide thickness
was necessary but oxide scaling was started to impose major challenges. The
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FinFET technology, first implemented at 22 nm technology node, required
deposition of uniform, conformal, and pinhole-free oxide on high-aspect-ratio
structures, which was a well tailored task for ALD. Furthermore, the shrink-
ing of dimensions has made relatively slow deposition, one of the drawbacks
of ALD technology, quite redundant. The 3-dimensional structures estab-
lished in FET technology have solidified the state of ALD as an industry
standard method. The future prospects of ALD also look bright, since
higher permittivity materials suitable for gate oxides are currently being
explored, and ALD oxides have been shown to be particularly suitable for
alternative channel materials, such as Ge and III–V’s. Even problematic
III–V native-oxides causing Fermi-level pinning are inherently reduced by
some ALD precursors, due to the self-cleaning [77], as described in section
2.3.1. Other prospective applications benefitting from ALD include e.g. thin
film solar cells and solid oxide fuel cells [118].
From an applied point of view, the significant III–V/oxide interface
chemistry needs to be considered integrated into a structure with an ALD
film, since it has become a solid industry standard. Furthermore, concern-
ing surface science UHV methods: in our studies it is reasonable to proceed
from surface investigations to interfaces via in situ ALD whenever foresee-
able benefits are attained, since ALD is a vacuum-compatible method and
can thus be integrated into existing UHV systems. Strong correlation be-
tween fundamental and practical aspects of semiconductor–oxide interface
physics are attained this way.
3.2.6 Surface Science Setup
Fig. 3.3 illustrates the laboratory’s older UHV equipment used for depo-
sition and gas exposure treatments, sample annealing, STM, LEED, and
x-ray photoelectron spectroscopy (XPS) characterization, and ALD. Sample
can be transferred in situ via UHV to the ALD chamber. ALD chamber
is normally in UHV pumped with a turbomolecular pump, and with a ded-
icated dry pump meant for harsh processing conditions (Edwards iXH100
[123]) during deposition. Pressure in ALD reactor is monitored with a Pi-
rani gauge. Sample heating is done radiatively, or by heating the whole
chamber with baking tapes up to about 150 ◦C. Precursor lines include H2O
and TMA for Al2O3, TDMAH for HfO2, and TDMAZ for ZrO2 deposition.
N2 is used as purging gas through a mass flow controller, giving a purge
pressure of 1 mbar. The whole system is self-assembled and programmed
for maximum flexibility. The experimental setup is based on Omicron UHV
STM 1 system [124].
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Figure 3.3: Omicron UHV STM 1 based system at Materials research
laboratory, University of Turku
A new STM system with option for cryogenic cooling (Fermi scanning
probe microscopy (SPM) [125]) was installed during the work carried out in
this dissertation and all such STM experiments were done using this system.
This UHV system is illustrated in Fig. 3.4. LEED and sample preparation
utilities (Sb, Sn, and In evaporators, O2 leak valve and sample heating stage)
were installed adjacent to the Fermi SPM chamber and are available for in
situ treatments. Such a preparation chamber was necessary to implement
in order to roughly analyze the sample surface with LEED before more
time consuming STM measurements, and to make tailored studies according
to any specific requirements. Successful epitaxial growths and oxidations
have been carried out as discussed e.g. in paper IV. The advantage of this
chamber construction is also in its versatility; filament assembly evaporators
are easily exchanged, additional components are easily installed, the sample
can be cooled with liquid nitrogen (LN2) or radiatively annealed and/or
exposed to adsorbents while monitoring pressure, temperatures, and LEED
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Figure 3.4: Omicron Fermi SPM based system at Materials research
laboratory, University of Turku. Preparation chamber and related instru-
mentation was constructed as a part of this PhD work.
voltage. Furthermore, a custom computer software has been programmed
and implemented to record the data, read through voltmeters and serial
connections, and automatize e.g. annealing while monitoring LEED.
Both of the systems utilize similar pumping, pressure measurement and
other UHV tools that were introduced earlier in sections 3.1 and 3.2, pro-
viding a stable and reproducible environment for experiments and measure-
ments. The research methods of the systems will be discussed in sections
3.3, 3.4, and 3.5.
3.3 Photoelectron Spectroscopy
PES is based on the photoelectric effect, discovered by Hertz in 1887 and
formulated by Einstein in 1905, which brought him Nobel prize later on
[126]. The basis for PES was established in 1950’s and 1956 the first XPS
spectra were measured by K. Siegbahn and his group in 1956 [126]. Today
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PES is one of the most widely used tools for characterization of materials
elemental surface composition and chemistry. A vast variety of literature
is available on PES and XPS in particular [127–133], for a more detailed
descriptions of these methods. A general description as well as aspects of
PES related to this work will be described here. The significance of PES
regarding semiconductor heterostructure chemistry and thin film research
has been paramount in the progress so far, and it is one of the most widely
used methods for this purpose [134].
When a photon with an energy of hν is absorbed by an electron in a
material, the excess energy after excitation is converted into kinetic energy
KE provided that hν exceeds the binding energy BE of the core-level and
the work function in the spectrometer φsp. This is the basic principle of
photoelectric effect for core-level electrons in a material and is formulated
on the basis of energy conservation as follows:
KE = hν −BE − φsp. (3.1)
Since hν and φsp can be kept constant, the BEs at which electrons
are present in a given material are straightforwardly seen by measuring the
intensity distribution in the KE interval between φsp and hν. This way,
a photoelectron spectrum is obtained as shown in Fig. 3.5 and since core-
level BEs are characteristic for each element, compositional surface analysis
can be carried out using these peaks in the spectrum as a fingerprint of
the material. φsp is usually calibrated by measuring a metal piece (such as
Au, W, or Ta) in electrical contact with the instrument and the sample, and
setting the emission edge at VB (i.e., the EF of the calibration piece and the
sample) to 0 eV. Using this approach, the peak energies are always referred
to the surface EF of the material.
The resolution of conventional PES is usually good enough for identify-
ing also chemical states, which cause core-level shifts (CLSs) in the range of
1 eV for the core-level BEs of a given element due to charge redistribution
and concurrent change in the screening from valence electrons [135]. Tabu-
lated values for the peak BEs of elements and CLSs of different compounds
are found in literature [129, 136]. Theoretical aspects and computational
studies can further justify the analyses of complex materials systems, but
several assumptions, such as contributions from initial and final state effects,
and possibly simplifications of the systems under study might be necessary,
due to complex and heavy computational tasks [xxxi, 135]. Furthermore,
the intensity of a single peak is proportional to the amount of atoms from
which it originates, which enables quantitative analysis. However, when
considering different elements and different peak BEs, their photoionization


























Figure 3.5: PES setup: x-ray tube (1), photon flux (2), sample (3), emit-
ted electrons (4), electrostatic lenses (5), hemispherical analyzer (HSA)
(6), multiplier tubes (7), signal amplifier (8), measurement electronics and
computer (9)
cross-sections, inelastic mean free paths (IMFPs), measurement geometry,
detection efficiency, analyzer transmission, and possibly also photon flux will
need to be taken into account, and they are often implemented as atomic
sensitivity factors in conventional XPS data analysis. This is necessary when
calculating the relative concentrations of different elements and compounds
on the surface [129].
Basic principle of PES or XPS measurement is shown in Fig. 3.5. An
anode material, typically Mg or Al, in an x-ray tube (1) is used to produce
Mg or Al Kα x-rays (2) that are focused on a sample (3). Electrons (4)
are emitted from the sample surface and collected into an electrostatic lens
system (5). Lenses focus and accelerate or decelerate the electrons so that
a given KE signal intensity can be measured individually step by step. A
single data point is acquired by filtering electrons through the HSA (6) with
a given pass energy, which can be adjusted to tune intensity or resolution
of the acquired signal [128]. The filtered set of electrons hit the multiplier
tube (7), which gives the signal that is passed through the amplifier (8) and
measurement electronics to the computer control unit (9).
Many other features besides photoelectron peaks contribute to the total
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spectrum that is measured. These features are related to interactions be-
tween the photoelectron or the excited atom and the surrounding valence
charge of the material. Prominent peak features can arise due to Auger emis-
sion, which occurs if the core-level is filled with an electron from a higher
energy level and this difference in energy is enough to excite another elec-
tron. Auger emission is a competing process with x-ray fluorescence, and
more probable for lighter elements for each corresponding relaxation [137].
Due to the nature of Auger process, and in contrast to the photoelectron
emission, the kinetic energies of Auger electrons are constant irrespective of
the energy of the exciting radiation.
Electrons can lose their kinetic energy in a solid material in several ways.
These effects are seen in the photoelectron spectrum as peaks or continuous
distributions of intensity at lower kinetic energies from photoelectron peaks,
corresponding to the energies that photoelectrons lose. Multiple energy loss
events can occur for a single photoelectron, and thus multiple features with
similar intervals in the spectrum can be observed. Some of the most impor-
tant energy loss mechanisms are listed below [129].
• Shake-up process is related to excitation of a valence electron to a
higher valence state from interaction with a photoelectron. These
features are observed as prominent peaks or a continuous distribu-
tion depending on the band structure. In a shake-off process the
valence electron leaves the host atom and thus, can acquire a continu-
ous amount of energy. Shake-off satellites are therefore seen as much
broader features. (energy losses from few eV’s to tens of eV’s)
• Inelastic scattering (0 eV–KE with KE corresponding to kinetic en-
ergy of photoelectron peak)
• Surface and bulk plasmon excitation features correspond to energies of
the oscillation quanta of free electron plasma in a material. Due to the
requirement of free electron plasma, plasmon features are prominently
observed with metals or heavily doped semiconductors [129] (∼10–
50 eV) Surface plasmon features in photoelectron spectra can also be
used for investigating surface nanostructure [138].
It is these energy loss features and mainly the inelastic scattering in gen-
eral that makes PES such a surface sensitive technique. The kinetic energies
of electrons in traditional PES correspond to IMFPs (distance the electron
propagates on average without inelastic scattering) such that photoelectron
peaks in the measured spectra correspond to electrons from the topmost
atomic layers, approximately few nanometers from the surface. This is il-
lustrated in Fig. 3.6. The attenuated differential proportion of the signal
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Figure 3.6: Universal curve of electron mean free paths in elemental solid
materials. After Refs. [140, 141].
intensity dI/I, i.e., electron flux from a given depth is equal to the propor-






which is the definition of λal. Integrating from a depth 0 with intensity I0
to the surface with intensity I having propagated distance z leads into the
well-known Beer–Lambert equation:




for electrons coming out of the sample at angle θ with respect to the sur-
face normal. From (3.3) one can see that from below 3λal, we see only 5 %
of the unattenuated signal with normal emission angle and homogeneous
sample. 3λal is generally denoted the probing depth in PES. In literature,
the λal discussed here is denoted attenuation length, effective attenuation
length (EAL) or IMFP, that are slightly differently defined. It is most pre-
cise to use EAL, that takes into account also elastic scatterings and gives
the exponential dependence of attenuation by its definition, unlike IMFP.
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In practice, it is sometimes unpractical to use EAL for analysis as it de-
pends on the overlayer thickness. In our investigations, it is sufficient to
rely on IMFP quantity for qualitative approach, but it is to be noted that
IMFP overestimates the actual attenuation length in practical measurement
geometries by approximately 10 % to 25 % [139].
In general, attenuation coefficients should be used as guidelines rather
than exact due to some lack of precision in any case [127]. First of all, al-
though the IMFP–KE relation is denoted “universal”, it is easily observed
from Fig. 3.6 that the attenuation is somewhat material dependent, and
individual values should be computed (from e.g. TPP-2M equation [140])
instead of relying on the general trend. Inhomogeneous materials system
could make the penetration depth estimation immediately much more com-
plex, increasingly so if there is any intermixing of materials layers in the
system. Furthermore, especially on the lowest IMFP values that are used
for most surface sensitive analysis, the obtained measurements are most
prone to errors due to non-homogeneous films (not grown exactly in layer-
by-layer fashion assumed by the model). There are also material dependent
effects that the attenuation model does not take into account, such as elec-
tron diffraction. However, the model can give valuable estimations when
properly applied and taking these limitations carefully into account.
3.3.1 Laboratory Sources
The main drawback of conventional x-ray sources is the lack of high enough
energy resolution for distinguishing the most delicate CLSs and surface core-
level shifts (SCLSs) in the XPS spectra. For the most widely utilized XPS x-
ray anode materials, Al and Mg, the Kα1,2 x-ray radiation peak energies are
1486.6 eV and 1253.6 eV and their natural widths are 0.85 eV and 0.70 eV,
respectively. As a consequence, no narrower peaks than this can be obtained,
no matter how good the instrumental resolution. This limits the analysis
concerning separation of chemical states on the surface, since subtle SCLSs
or chemical shifts can be less than e.g. 0.40 eV for semiconductor materials
[II, 142, 143].
Concerning surface sensitive chemical identification, in particular for Ga,
As, In and Sb, the 3d and 4d photoelectron peaks are the narrowest ones
and fairly sensitive (i.e., intense) in the energy range of Al Kα and Mg Kα
[129]. The peak width is usually smallest for the most shallow core-levels
due to their relatively long core-hole lifetimes according to the Heisenberg
uncertainty principle, which is why they are well suitable for CLS analysis.
These peaks result in KEs of 700 eV to 1500 eV and thus IMFPs close to
1.0 nm (Fig. 3.6). Estimating from Eq. (3.3), 95% of the signal results
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from the topmost 3 nm whereas topmost 0.5 nm, approximately 1 monolayer
(ML) of atoms, gives about 40% of the signal.
Additional hindrance may arise due to i) x-ray ghost lines of e.g. O
Kα radiation if the anode material is oxidized or otherwise contaminated,
ii) x-ray satellites characteristic for each anode material caused by minor
Kα3, Kα4, ..., and Kβ peaks characteristic at higher photon energies of
8 eV to 70 eV and intensity of 0.5 % to 8.0 % of the Kα1,2 main peak, iii)
overlapping of Auger peaks, especially with single source x-ray guns [129].
Monochromators can be used to diminish i) and ii), and to obtain narrower
linewidth, but this comes with a price of significant losses in intensity.
3.3.2 Synchrotron Sources
To overcome many of the problematic issues described above, PES capabili-
ties offered by synchrotron sources provide an elegant solution. Synchrotron
radiation is produced by altering trajectory of high energy electron beam,
which causes electrons to lose energy that is emitted as photons that are
focused onto beamline endstations for experiments. Up to GeV range elec-
tron beam energies (electrons with near c velocity) are achieved by linear
accelerator and subsequent booster ring construction, after which electron
beam is injected into storage ring in which the energy is maintained by radio
frequency (RF) electric field cavities. An example setup of a synchrotron
storage ring and other facilities are illustrated in Fig. 3.7. 3rd generation
synchrotron sources today are capable of producing radiation millions of
times brighter than the sun (with undulators and bending magnets) and
many more orders of magnitude brighter than conventional laboratory x-ray
sources. Synchrotrons with 4th generation free-electron lasers are pushing
this limit even further [144].
The immediate benefits of using synchrotron radiation in PES for solid
samples are: 1) tremendous increase in the intensity of the photon flux, i.e.,
orders of magnitude higher amount of excitations, producing very high sig-
nal to noise ratio with much shorter measurement times, 2) narrowed full
width at half-maximum (FWHM) of the photon energy down to meV range
through the use of undulators and monochromators (typical resolving power
E/∆E = 5× 103–105 with hν = 100–1000 eV [145]), 3) tunability of photon
energy to i) achieve desired probing depth, or ii) alter to higher cross section
and thus intensity of the core-level signal measured [146, 147], or iii) obtain
3-dimensional band structure probing capability in ARPES. Other possi-
bilities of synchrotron beamlines include time-resolved PES measurements
due to short pulse lengths (10 ps range) and intervals (1 ns range) in elec-
tron bunches, photoelectron microscopy with coherent light, measurement of









Figure 3.7: Schematic illustration of a synchrotron facility (not to scale).
Each beamline has its dedicated undulator or bending magnet for creat-
ing the photon flux to be utilized at the experimental station, from the
electron beam contained in the storage ring. Additionally also focusing
quadrupole magnet elements are located at various parts of a storage ring.
The circumference of a storage ring is usually hundreds of meters.
orbital symmetries or molecular orientations of adsorbate molecules by uti-
lizing the beam polarization [133, 148]. Synchrotron PES has been in a vital
role in the recent developments regarding spatially resolved XPS, with the
advantages of high brightness and resolution. The imaging modes of PES
can be divided into photoemission electron microscopy (PEEM) or ’spectro-
microscopy’, in which the spatial distribution of photoelectrons is separated
with electrostatic lenses, and scanning photoelectron emission microscopy
(SPEM) or ’microspectroscopy’, in which a very narrow x-ray photon beam
spot is scanned over the sample and a spectrum is saved from each spot.
Spot sizes down to 30 nm are standardly utilized in synchrotron sources, but
even as small as 10 nm spot size has been achieved [133].
In addition to 2), also 1) and the intensity increasing factors in 3) con-
tribute to the ultimate resolution achieved, since the high intensity reduces
the need to use signal broadening high pass energies in the HSA of the end-
station. Overall, synchrotron PES beamlines have an unsurpassed resolution
giving prominent signal suitable for investigating, e.g., very thin structures
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such as surface reconstructions or chemical effects induced by molecules with
submonolayer coverages [149], or very early stages of atomic processes occur-
ring during oxidation of surfaces, for example. Taking the factors discussed
above into account, it is not surprising that synchrotron radiation is very
widely utilized in the research of semiconductor heterostructures and thin
films [134].
An important aspect regarding reactions at device interface is that they
are not located on the topmost surface of the sample or device. Therefore
as seen from Fig. 3.6 and Eq. (3.3) the probing of interface for traditional
laboratory or synchrotron source energies (20 eV to 1500 eV) becomes close
to impossible if topmost layer (e.g., oxide) thickness exceeds few nanometers.
However, for probing bulk properties and buried interfaces with PES, hard x-
ray photoelectron spectroscopy (HAXPES) with x-rays in the range of up to
10 keV offers a viable alternative [141, 150] and such facilities are nowadays
available at some >3 GeV synchrotron facilities, such as HIKE endstation
of KMC-1 beamline at BESSY II in Germany [151, 152].
3.3.3 PES Data Analysis
The natural shape of photoelectron peaks originates mainly from Lorentzian
broadening of the excited core-hole lifetime and Gaussian broadening dic-
tated by experimental conditions such as sample inhomogeneity, incident
photon energy FWHM and instrumental precision [133]. As a consequence,
the measured photoelectron peak shape is a convolution of Lorentzian and




where ∆Ej is the FWHM of an individual source of broadening. The total
convolution is known as a Voigt-profile. Although such convolution gives the
most exact basis for fitting photoelectron spectra, it requires heavy numerical
computation due to lack of exact analytic expression of such peak shape
[153, 154], and many XPS fitting softwares omit this option. Instead, peak
shapes formed of sum or product forms of individual normalized Gaussian
and Lorentzian peaks are widely utilized [155]. In contrast to wide utilization
of Gaussian-Lorentzian product form [154, 155], it has also been suggested
that sum form of a Voigt-type peak gives more reliable results than the
corresponding product form [153]. However, such contradiction can arise
due to loose constraints in the peak fitting, and giving reasonable constraints
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(obtained from theoretical values or reference measurements) for e.g. spin-
orbit splittings (SOSs) and relative peak intensity ratios of double peaks
such as 2p or 3d can make such differences negligible.
In order to fit peaks in a spectrum with a non-zero asymmetrical base-
line, one has to initially subtract a background baseline from the measured
signal. Unfortunately, there are no universal, straightforwardly applicable
PES spectrum background subtraction algorithms with physical meaning,
and so background shapes that result in correct physical characteristics of
the measured peaks are widely utilized to simplify the task [156]. Such are
also the Shirley and offset Shirley background shapes [156, 157] utilized in
this work. In these algorithms, the background intensity level is limited
at the raw data intensity from beginning and end of the predefined invesi-
gated energy interval. The intensity level at a specific point between these
is then dictated by the peak area proportions before and after this point.
A predefined baseline is set and the resulting baseline computed iteratively
[156].
After background subtraction, a number of peaks that reproduce the
features in the spectrum are fitted into the envelope raw spectrum. Con-
straints with physical justifications are used for each peak. These include: 1)
Gaussian/Lorentzian emphasis of the peak shape, 2) FWHM, 3) BE shifts
between given peaks, commonly utilized for e.g. double peaks which have a
solid theoretical number for a BE shift (SOS), 4) intensities and intensity ra-
tios, utilized similarly for double peaks (peak branching ratio). The physical
constraints and base knowledge about the sample significantly simplify the
fitting task and can result in a quantification far simpler than would meet
the eye. For example, when there are several overlapping double peaks, the
degrees of freedom are halved by binding the double peaks with the theoret-
ical restrictions, and if the chemical states present along with their BEs are
known, the fit could simply be achieved with only peak intensities as free
parameters, and surface stoichiometry quantified on this basis.
3.4 Low Energy Electron Diffraction
A high quality semiconductor surface is typically an atomically abrupt and
stable, crystalline sheet, such as were discussed more in detail in chapter 2.
The surface crystallinity and its characteristics are conveniently character-
ized with LEED. Electron diffraction as a phenomenon was first discovered
soon after the wave nature of particles, perfectly consistent with their de
Broglie wavelength, providing further evidence for the discoveries of modern
physics of its time [137].
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In LEED, electron beam hits a sample surface in normal incidence, and
elastically scattering electrons create interference maxima in the directions
fulfilling the Bragg condition for diffraction. Elastically scattering electrons
have the same energy as the incident beam, and thus also the same magni-
tude of wavevector;






⇔ ‖khk‖ = ‖kin‖, (3.5)
where “in” denotes the incident beam and “hk” a diffracted beam. The















Figure 3.8: Basic working principle of LEED with illustrative pho-
tographs of measurement of clean InSb(110) surface. In (a), the incident
beam energy Ein,1 is smaller, and (1,0), (-1,0) spots are the farthest ones
seen in x-direction. In (b), where Ein,2 > Ein,1 ⇔ ‖kin,2‖ > ‖kin,1‖, more
reciprocal space spots are visible on the same screen. The (0,0) spot is not
perfectly centered due to slight tilt in the sample setup.
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diffraction condition for wavevectors in the 3-dimensional reciprocal lattice.
In the 2-dimensional case, i.e., sample surface, when there is no bulk peri-
odicity (or periodicity only in infinitely spaced dimensions) in the surface
normal direction, the reciprocal lattice consists of continuous rods instead
of discretely separated points in this direction. This means that the 2-
dimensional reciprocal lattice vectors, Ghk = ha∗1 + ka∗2, up to the recip-
rocal dimensions defined by the incident beam wavevector magnitude are
always shown as a projection from the Ewald’s sphere. This is utilized in
LEED by using the spherical screen (in order to facilitate the Ewald’s sphere
symmetry) to gather the diffracted beams. When beam energy is increased,
more spots are observed due to more dense distribution of diffracted beams
in real space. In this way, the electron wavevector mediates a picture of the
2-dimensional reciprocal lattice in the real space. [137]
Fig. 3.9 illustrates the concept of a conventional LEED apparatus, such
as has been used in this work, too. In the electron gun, electrons are emitted
from a hot filament, and accelerated with a selected beam voltage towards
the sample. Electron beam diffracts, and diffraction maxima, representing
the reciprocal lattice, are seen as bright spots on spherically curved fluores-
cent screen with curve radius corresponding to distance from the sample.
Separator grid at the sample potential is used to keep electron beams at
their designated trajectories, suppressor grid to filter out inelastically scat-
tered electrons, and fluorescent screen biased with high voltage to efficiently














Figure 3.9: Basic working concept of a conventional LEED equipment.
Coherence length of LEED, i.e., the part of the beam size where electron
de Broglie waves are in the same phase, is typically in the range of few tens
of nanometers [110], meaning that separate domains of at least this size can
be detected as LEED patterns on the screen. This also means that there
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are specific limitations concerning the measurement; bright spots can be
observed even if there would be a significant amount of cluster-like disorder
on the surface, and on the other hand changes in features with higher density
than between coherence length could result some reconstruction spots to be
observed diffuse or non-existent [158]. For example, for GaSb(100)(4×3),
a (1×3) LEED pattern is observed due to uniform rows in 4×direction,
but adjacent rows being randomly shifted with respect to each other [159].
However, if a LEED reconstruction pattern is observed, domains of at least
coherence length exist, and brighter spots always means a higher coverage,
i.e., degree of ordering [158].
3.5 Scanning Tunneling Microscopy
STM is among the most precise instruments for determining the topogra-
phy and local electronic structure of the surfaces of solid state materials.
The first successful STM scans were reported by Binnig et al. [160, 161] in
(1982), showing the famous Si(111)(7 × 7) reconstruction in real space in
atomic scale, soon after this [162]. This was an important milestone for
atomic scale physics and engineering of semiconductor surfaces and inter-
faces. G. Binnig and H. Rohrer were awarded a Nobel Prize for the invention
of STM in 1986, reflecting its importance on the materials science and ap-
plied research. A huge number of research papers related on STM studies of
semiconductor surfaces have been published since [163], from the early ob-
servation of clean planar Si(111)(7×7) to investigations of complex nanowire
structures of today [164, 165]. This section provides working principles and
basic theoretical aspects of STM, again as is appropriate regarding this work,
and literature is available [163, 166–168] for a more profound description of
the method.
STM takes advantage of the quantum mechanical property of particles
having a finite probability to move through a potential barrier higher than
their kinetic energy, i.e., tunneling. At a static setup with the free electron
model, for a low bias voltage Vg between two electrodes separated by an






where kd is the decay constant in the barrier. Everything apart from z, i.e.,
separation of the tip apex from the probed position, staying constant during
scanning, one can easily see the exponential dependence of total current It
on the separation z. With higher bias, Eq. (3.6) takes a more complex form
with Vg dependence [170]. However, as Vg remains constant in a conventional
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scan, we are interested only in behavior of It with respect to z, which retains
its similar, exponential dependence as in (3.6) for practical range of Vg. In
STM, z is typically in the 0.1 nm (or 1Å) to 1 nm and It in the pA to nA
range. Change of 0.1 nm in z easily produces an order of magnitude change
in It, with a typical barrier height of 5 eV [168].
STM equipment consists of a sample stage and a scanner head holding
a sharp tip, with apex that ideally has a tip radius in the atomic scale. The
system needs to be electrically and mechanically vibration isolated, typically
hanging from springs and resting on an eddy current dampening magnet
construction. The construction typically has rough piezo elements for sample
approach and movement with respect to the scanner head, and fine piezo
tubes at the scanner head for moving the tip in x, y, and z directions. A
particular tip height z with respect to the sample is sensed by measuring
a non-zero It with a given bias Vg, fulfilling the tunneling condition preset
at some value in the pA to nA range. While having the tip at a tunneling
distance, x and y coordinates can be changed pixel by pixel (and line by
line), and parameters such as z saved for each xy-point. With piezo-tubes
utilized in STM systems, subatomic resolution is achieved, even in pm scale
in z-direction due to significant changes in It even with slight shifts in z in
this range. This creates the basis for the ultimate resolution that STM is
capable of. The tip–sample separation can be kept nominally constant with
a feedback loop implemented in the measurement electronics, and this is the
most widely utilized, constant-current measurement mode. The benefits as
compared to a constant-height mode are that the tip is reliably separated
from the sample, avoiding collisions at the corrugations possibly present in
the scanning area, and precision due to reliably keeping within the current
range of the electronics setup for the same reason. A schematic diagram of
STM measurement is shown in Fig. 3.10.
In constant-current mode, the resulting 3-dimensional scan profile is the
topography map the tip has drawn, and this is identical to the sample surface
topography if there are no directionally dependent features in DOS and the
distribution is constant among all the atoms observed. This is true and
the tunneling barrier can be symmetric for metals with s-orbital like DOS
distribution at low Vg, but for semiconductors the situation is markedly
different due to the typical sp3 orbital hybridization for VB and CB, and the
surface dangling bonds with filled or empty nature, as described in chapter
2 [168]. Similar restrictive approximations limit the validity of Tershoff-
Hamann model introduced next.
















Figure 3.10: Schematic of STM scanning in constant-current mode.
3.5.1 Scanning Tunneling Spectroscopy
More exact theoretical model of the tunneling in STM was first described
by Tersoff and Hamann [171, 172]. In the model, tip is brought sufficiently
close to the surface so that their wave functions overlap, and the tunneling
current is derived through first-order pertubation theory by using the tip
potential as a pertubation in the Schrödinger equation. With different work
functions for the tip and substrate, φtip and φsub, respectively, one obtains




ρsub(E)T (E, eVg)dE. (3.7)
ρsub is the local density of states (LDOS) of the substrate sample surface,
and T (E, eV ) is the transmission probability of the electron:








− E + eVg
2
) + k2||, (3.9)
and kd the decay constant over the vacuum, and k|| the wave vector perpen-
dicular component, if other contributions than Γ is to be taken into account.
Here, we choose EF = 0. It is noted that similar exponential It to z depen-
dence follows from (3.7) as in (3.6). Consistent with the model by Tersoff
and Hamann, the importance of considering STM images as a convolution
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of both topographic features and electronic properties has been observed
using GaAs(110) as a case example; the difference in height of Ga and As
atoms when imaging with STM is more than compensated by the difference
in charge density when the surface states are probed separately from close










Figure 3.11: A diagram showing (a) no tunneling due to no bias, (b)
tunneling from tip to sample CB empty states due to positive bias, and (c)
tunneling from VB filled states of the sample to tip due to negative bias.
Fig. 3.11 illustrates the contribution from the DOS to or from the tip to
the substrate, as dictated by (3.7) with the additional factor of transmission
probability T (E, eVg). All of the states up to the energy eVg contribute in
It, and thus, simplified analysis on LDOS at energy eVg can be carried out
by examining the differential conductance, dIt/dVg:
dIt
dVg






T (E, eVg)dE. (3.10)
For example semiconductor Eg can be readily obtained from the inspection
as in Eq. (3.10) from the width of zero-level signal as a function of eVg
around EF, that will correspond to the ρsub = 0, since T 6= 0. However,
accurate inspection of LDOS becomes problematic because the above ex-
pression contains the exponential dependence of T on z and Vg, creating
a large background signal that tends to mask the LDOS features that are
wished to be obtained from the derivative.
To overcome this problem, the above quantity is often numerically nor-
malized to obtain dIt/dVgI/V , or equivalently d ln It/d lnVg, that is convention-
ally straightforwardly interpreted as LDOS obtained by scanning tunneling





















Here, the transmission probabilities that bring the exponential dependence
on Vg and z, are observed as ratios T (E, eVg)/T (eVg, eVg), so that the strong
dependences in fact cancel out. Thus, the expression in Eq. (3.11) results
in a normalized (due to the denominator) quantity of LDOS with a varying
background (due to the second term), which is slow especially at positive
bias (probing empty states). Probing of filled states tends to get somewhat
shadowed by the tip DOS since tunneling from the highest energy states
(closest to EF) has the highest probability and thus, proportionally highest
contribution to the I − V curve comes from the tip DOS matching VBM at
a given Vg (see Fig. 3.11) [174].
Utilizing the expressions above, we can investigate LDOS of a sample in
the atomic resolution provided by STM by sweeping a voltage at a specific
point of the scan area in a low bias range from V1 to V2. Numeric values for
It at each data point Vg are all that is required for numerical computation
of LDOS from (3.11). The above procedure is often carried out between
a specified amount of data points and lines during a STM scan to obtain
a spectroscopy map that can be used to laterally visualize LDOS in the
scan area. This procedure is called current imaging tunneling spectroscopy
(CITS). Voltage modulation with a lock-in amplifier can also be utilized to
measure dIt/dVg with high-frequency signal and low enough amplitude for
low noise and high resolution [166, 168].
A setback of (3.11) for especially wide Eg semiconductors is that near
VBM and CBM, the denominator It/Vg approaches 0 much faster than
dIt/dVg, and the divergence creates a high level of noise in and near the
band gap, where It = 0 [175]. Especially for highly doped semiconductors
having EF in the vicinity of VBM or CBM, it might be impossible to dis-
tinguish highly relevant DOS features in this area. This problem is often




(It/Vg)2 + b2. (3.12)
b is chosen such that further from the gap area b < It/Vg and thus b2 
(It/Vg)
2, so that the ratios of individual features in LDOS spectrum are not
disturbed, but on the other hand, the noise suppression is efficient where
It/Vg ≈ 0 [176].
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Another potential weakness of STM and STS methods concerning semi-
conductor studies is tip-induced band bending (TIBB). This arises when
there is significant resistivity in the probed area, that can result in a marked
proportion of Vg voltage dropping across the sample instead of Vg drop locat-
ing completely in the vacuum between the tip and sample. This will create
offsets in the energy values measured in the spectra, impeding the analy-
sis. Sufficiently highly doped samples with low resistivity are thus preferred
in STM measurements in order to minimize TIBB [163]. Tip modifications
due to adsorbed molecules or so-called double-tip effect can also significantly
contribute to the measured topography or STS spectra, underlining the sig-
nificance of careful tip preparation and critical inspection of the measured
data [177]. Indeed, even the Vg can have a prominent effect on modifying
the surface structure [177, 178].
3.5.2 Low Temperature STM
Low temperature scanning tunneling microscopy (LT-STM) instrumentation
to be used in UHV at cryogenic temperatures have been developed since the
early days of STM [179–181]. For semiconductor studies, the main benefits
include stable conditions that enable e.g. atomic manipulation [182], greatly
reduced thermal drift and thermal noise during scanning, and reduction in
thermal excitation, i.e., diminished broadening of the energy states that
are observed in STS, and thus higher resolution measurements in general
[125, 180, 181, 183]. Any reaction kinetics is most straightforwardly altered
by controlling and changing the temperature, making LT-STM a favorable
method also for studying surface reaction kinetics and transient processes,
freezing or stabilizing adsorbate molecules for studying their fundamental
properties [184], or nature of surface constituents such as buckled dimer
shifts on Si(100)(2×1) [32] and Ge(100)(2×1) [178, 185], but also other low
temperature phenomena (magnetism, superconductivity, etc. [186, 187]) on
the surface in atomic scale in general.
A wide selection from relatively simple to highly advanced commer-
cial systems are nowadays provided by several manufacturers. A practical,
simple example system is ScientaOmicron Fermi SPM [125], introduced in
subsection 3.2.6. Low temperature at sample and SPM head is achieved
with a continuous-flow cryostat by thermal conduction from the cryostat
through cold finger during initial cooling and copper braids before and dur-
ing measurement. Temperature at slightly above the cryogenic liquid tem-
perature is achieved with a PID controlled counter-heater element. This
procedure avoids unnecessarily long waiting times and thermal drifting with
efficient stabilization, of less than 1 mK min−1 with liquid helium (LHe) and
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2 mK min−1 with LN2. Corresponding stabilized sample temperatures in
this system are about 15 K and 85 K. Contraction and changed response of
piezo elements need to be taken into account in the measurement [167], and
they are commonly implemented as predefined calibration setups.
3.6 Photoluminescence
PL is one of the most straightforwardly utilizable methods to investigate
surface and interface quality and properties of semiconductors, and it has
been used vastly in such studies [29, 84, 188] even though PL is commonly
considered as a probe of bulk-like properties. Any electrical contacts or other
special features are not required of the sample, and the measurement does
not damage semiconductor sample material. PL is a method that is based
on optical excitation of electron-hole pairs over Eg with higher energy pho-
tons and detection of the photons whose emission results from the eventual
recombination. The emission from the sample is collected as a wavelength
spectrum with a spectrometer. High purity semiconductor material gives a
prominent peak at the wavelength corresponding to its intrinsic Eg due to
CB–VB recombination. [29, 188] Fig. 3.12 shows a typical PL measurement

















Figure 3.12: Schematic example PL measurement setup. C1 and C2
are choppers used for signal modulation and lock-in detection. F is a
filter element, L focusing lens and D the detector, typically e.g. Si p-i-n,
Ge diode or InGaAs unit, depending on the wavelengths measured. [29]
Emission is decomposed into a wavelength spectrum in real space with a
grating monochromator in this setup. The PL spectrum here with peak at
about 860 nm is from a GaAs sample.
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The optical absorption coefficients α for III–V materials are roughly
around 1× 104 cm−1 for wavelengths at visible to near-ultraviolet (UV) [26]
typically used in excitation lasers of PL setups (for example, Ar+, frequency-
doubled Nd:YAG, or HeNe laser at 488 nm to 633 nm, or, 2.0 eV to 2.5 eV),
where the dominant mechanism is VB–CB and impurity state excitation
[29]. Such absorption coefficients give a penetration depth δ of around 1 µm.
Taking into consideration also the typical diffusion coefficients for e.g. GaAs
with high crystal quality, in the range of 10 µm (subsection 2.1.2), it is easy to
see that a significant proportion of the excited electron-hole pairs are able
to diffuse to the surface, and thus, the surface of the sample contributes
significantly to the overall recombination in case recombination centers have
a markedly different density at the interface than in the bulk. Thus, PL is
a useful method for probing these particular surface properties.
The relative peak intensities at different wavelengths give information
about the energy levels through which recombination occurs, and also about
the different recombination mechanisms. Most importantly concerning sur-
face properties and quality, increasing non-radiative recombination related
to surface states and defect states at different interfaces is straightforwardly
observed as decreased PL. However, such states also tend to have an effect
on band bending as discussed in chapter 2. If differences in band bending
are induced due to additional trap states, this can either promote surface
recombination velocity vs, or counterbalance it, according to Eq. (2.14).
Therefore, interpretation is not always straightforward and complementary
measurements are often required for profound analysis. Sophisticated meth-
ods and models based on PL to investigate the exact recombination mech-
anisms and vs exist, such as time-resolved photoluminescence (TRPL) [29,
188]. In our work, the straightforward approach of comparing PL intensities
for samples with different surface treatments was utilized in combination
with other methods to find out the qualitative differences that could be




The reason behind importance of semiconductor research is the utilization
of these materials in electronics devices, from transistors and diodes to solar
cells and lasers. This chapter gives an introduction to a small selected set
of such components, with stress on the importance of semiconductor–oxide
interface in particular. Firstly, short outline of pn-junction diode that works
as a functional part of these devices is given.
4.1 pn-Junction Diodes
Tunability in photonic and electrical properties and coupling of these in dif-
ferent parts of the same solid structure are traditionally employed in semi-
conductor devices. One of the most fundamentally important components
consisting of solid semiconductor structure is a pn-junction that is created
between oppositely doped parts in a semiconductor. EF at both sides of this
junction is equal since they are in electrical contact, meaning that the CB
and VB are misaligned by energy that is equal to difference in separation of
EF from CB or VB. The junction results in a depletion region surrounding
the junction in a similar manner as in the case of surface depletion as the
electrons are repelled from the p-side of the junction and holes vice versa,
revealing a space charge region where charge carriers are depleted. This
is observed as an internal built-in voltage Vbi ∼= kBT ln(NaNd/n2i ) at the
junction, depicted in Fig. 4.1. [23, 189]
At thermal equilibrium, no current flows as drift current exactly coun-
terbalances the diffusion of charge carriers from one side to the other. When
a forward external bias voltage Vext is applied (i.e., positive voltage to the
p-side / negative to the n-side), the voltage drop in the circuit effectively
occurs at the junction due to negligible resistivity elsewhere. As excess elec-
trons gather on the n-side and holes on the p-side, space charge at depletion
region is compensated, effectively lowering built-in voltage and decreasing
depletion region width, and diffusion (net) current increases over the junc-
tion while drift current compensating the diffusion decreases. With reverse
bias, thermally excited charge carriers are pulled away from each side of the
junction, further depleting the region and thus, increasing also the built-in










Figure 4.1: Schematic showing a pn-junction diode and the correspond-
ing characteristic band diagram from p-side to n-side.
voltage. Only small current can flow in the direction determined by the bias
up to a breakdown threshold. Under non-breakdown for ideal diodes, the


















and n2i ∝ DOS × exp(−Eg/kBT ). Notably, Jd has an exponential depen-
dence on Vext and −Eg. np0 and pn0 are the electron and hole concentrations
at the p and n-sides, respectively. [23, 189]
Diode-structure is utilized in e.g. LEDs, photodiodes, and transistors.
While diode-characteristics of such devices are mostly independent of surface
properties, the surface (defects, traps) can have a major impact on current
flow, recombination or band bending, for example.
4.2 Photodiode Devices
Solar cells and photodetectors are effectively photodiodes with slightly dif-
ferent designs and operating conditions. In a photodiode, an internal pn-
junction separates photoexcited minority charge carriers by the drift field
within the depletion region, and they are then collected at Ohmic metal
contacts, as illustrated in Fig. 4.2. Eg of the material determines the min-
imum hν of photons that excite charge carriers, the resulting short circuit
drift current density Jsc being linearly proportional to the photon flux.
The effect of photoexcited charge carriers within the cell is a spontaneous
generation of current flow in the photodiode. Apart from this photocurrent

















Figure 4.2: Example pin photodiode structure with cross-sectional view
of the device and band diagram. Photodetector pin is often placed between
barrier layers presented here, and solar cell structure contains a front bar-
rier denoted window layer and a back-surface field (BSF) with high doping
but not necessarily different Eg.
term Jph the photodiode current-voltage behaves as a normal pn-diode:
Jtot = Jd − Jph = J0[exp(
eVext
kBT
)− 1]− Jph. (4.3)
From here, it is straightforward to obtain voltage corresponding to the open








Effects of different parameters on Jtot and associated performance of pho-
todiodes are shown in Fig. 4.3 (a), (b), and (c). Jph flows in the reverse
direction of a photodiode, and therefore, it can be utilized to produce power
up to the (forward) open circuit voltage Voc, at which diffusion current com-
pensates the photocurrent. The maximum power P produced by a solar
cell is determined by the voltage corresponding to a load where the prod-
uct P/A = VextJtot is maximized (see Fig. 4.3 (c)). Higher Eg materials
result in an increased Voc, but absorb smaller proportion of the solar spec-
trum, resulting in lower Jph, whereas lower Eg materials can absorb higher
proportion of the solar spectrum, but excess hν − Eg is lost as the charge
carriers quickly relax. Thus, stacked cell structures (multi-junction tandem
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Jph = 2× 10−6 mAcm−2
Jph = 5× 10−7 mAcm−2
Jph = 0, dark current
(a)
(b) (c)
Figure 4.3: Photodiode current-voltage curves with the direction of Jph
chosen as positive. Effect of band gap and photocurrent density Jph on
the open circuit voltage Voc (however, note that higher Eg material will
generally give lower Jph for a broad spectrum of illumination) (a). Curves
in the operating regime of photodetectors; low dark current and noise is
desirable for maximum sensitivity (b). Effect of resistivity on solar cell op-
eration; properly passivated surfaces and sidewalls are desirable to achieve
a high maximum power operation (c).
solar cells) with gradually lowering Eg into the cell, connected by tunnel
junctions are used for epitaxially grown materials, readily utilized in e.g.
III–V solar cells to achieve significantly improved conversion efficiency. In
such a structure, cell voltages build up accumulatively, but the produced
current densities are matched to the same level. [23, 189] Proper passivation
is necessary in order to avoid series resistance through non-radiative recom-
bination at the Ohmic contacts and other interfaces, and to maximize shunt
resistance, i.e., avoid short circuiting over the cell junctions (see Fig. 4.3
(c)). In particular, although wide Eg barrier (window) layers are utilized to
avoid diffusion of oppositely charged carriers at the outermost surface, it is
difficult to avoid non-radiative recombination completely if recombination
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centers are present. This is because part of the high-energy tail of the solar
spectrum will also be absorbed, within the barrier layer. A BSF layer with
a similar working principle but most often implemented by higher level of
backside doping is conventionally embedded at the bottom of the cell.
Efficient conversion of energy is highly important to tap into the uti-
lization of renewable energy sources, solar cells in this case. The record
efficiencies of silicon solar cells are presently in the range of 27 % while those
of III–V tandem solar cells with concentrated light extend to 45 % to 46 %
[190]. The theoretical maxima for single-junction (1.1 eV to 1.2 eV) and
tandem solar cells with infinite junctions and graded Eg profile are 32 % to
33 % and 68 %, respectively, under atmospheric solar irradiation [191, 192].
These values can still be improved drastically to over 40 % and 86 % under
concentrated illumination [192]. Non-radiative recombination can account
of several percent losses in solar cell efficiency [191], indicating that optimal
surface or interface at the semiconductor boundary is essential for achiev-
ing highest possible energy conversion. Field-effect passivation is sponta-
neously implemented and found highly advantageous in Si solar cells with
ALD grown Al2O3 oxide film [59].
Opposite to a solar cell, a photodetector is commonly operated at reverse
bias to accelerate photoexcited charge carriers thus reduce their transit time
to have as fast response time as possible. On the other hand, increasing
depletion layer width, its capacitance and thus also RC time constant is re-
duced, enabling faster response. By having the detector structure confined
within wide Eg material, the slow response due to diffusion current of de-
tector wavelength photoexcited carriers is avoided. Using such approaches,
high bandwidth operation of a photodetector is obtained. Too high reverse
bias will however result in charge carrier velocities approaching constant sat-
uration velocity, while depletion layer width still increases. Thus, increasing
bias beyond this can also increase the response time. At reverse bias con-
ditions, the generated photocurrent is approximately linearly dependent on
the photon flux, desirable for quantitative operation of a detector. The cur-
rent response is offset by a dark current, at simplest case corresponding to
Jd in Eq. (4.3). [23]
Various figures of merit characterize the operation of photodetectors,
such as noise equivalent power (NEP): the lowest power that can be detected
equivalent to the noise at a given bandwidth; detectivity: proportional to
the detector area and bandwidth and inversely proportional to the NEP
with a given modulation frequency; responsivity (with straightforward pro-
portionality to quantum efficiency): current that is generated from a given
power of illumination at a given wavelength; and response speed. [23] It
is obvious that as non-radiative recombination reduces current that can be
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collected per photon and can act as a source of current leakage on the other
hand, various figures of merit can be improved by optimizing surface prop-
erties. Indeed, surface passivation is highly necessary especially in novel IR
detector structures consisting of nanowire structures with large surface area
to bulk ratio [193].
4.3 Transistor Devices
4.3.1 Metal Oxide Semiconductor Field Effect Transistor
MOSFETs can be considered most important building block of digital tech-
nology due to low power consumption and high packing density comple-
mentary MOS (CMOS) logic. MOS devices rely on the capacitive effect of
the stack to accumulate or deplete the interface of charge carriers with the
same or opposite sign as the substrate doping (accumulation or inversion,
respectively) with an external gate (G) voltage VG applied to the metal
electrode. Fig. 4.4 (a) shows schematics of a planar n-channel MOSFET
and switching from VG = 0 V to inversion, enabling the flow of electrons
from source (S) to drain (D), that are highly doped for Ohmic contacts and
proper channel formation. In accumulation VG conditions, two pn-junctions
with opposite internal biases are formed, preventing charge carrier flow in
both directions. Thus, MOSFET can act as a switch or an amplifier through
controlling the VG from accumulation to inversion. If the interface area spon-
taneously contains an inversion layer of charge carriers without any applied
VG, the FET is “normally-on”, or “depletion-mode” (d-mode) and a negative
VG is needed for switching the device off or depleting the channel. Vice
versa, if no spontaneous inversion occurs, the device is denoted “normally-
off” or “enhancement-mode” (e-mode), and conduction or gate-modulation
is achieved with VG > 0 V. [25] The current flows in the immediate vicinity
of the oxide-interface, making it the subject of a plethora of studies in the
past decades (e.g. [4, 8, 194, 195] and references therein) and one of the
motives of this work also.
The continuous scaling down engineering efforts of MOSFET dimensions
have been related to gains in reduced channel resistance, smaller capacitance
per device (while retaining the capacitive efficiency due to smaller dimen-
sions in general) and thus faster switching along with lower switching energy
(power-delay product), and higher packing density resulting in increased
functionality per chip. [25, 196]
After a certain limit reached for a few years ago already, reducing the
channel length has had also adverse effects on many of the properties. These
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Figure 4.4: Schematics of some MOSFETs with band diagrams from S
to D with applied VD with and without VG: (a) planar MOSFET and band
diagram also from G to bulk (B); strong accumulation with VG > 0 V, hin-
dered slightly by FLP caused by trap states (b) passivated GAA MOSFET
with good electrostatic integrity: high G barrier, sharp transition and thus
low IOFF, (c) heterostructure TFET and its switching mechanism show-
ing degraded subthreshold swing (SS) (non-zero IOFF) for unpassivated
case. In reality, vertical nanowires are often fabricated to utilize abrupt
interfaces of e.g. MBE grown structures.
include the power consumption as drain voltage VD is reaching its fundamen-
tal limit while leakage current IOFF is increasing (see below), carrier mobil-
ity, and intrinsic performance, due to short-channel effects (SCEs) that arise
when the depletion widths of the source and drain areas become the same
order of magnitude as the channel length. These effects include increased
electric field in the channel rising over a critical field and velocity saturation,
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hot carrier injection into the oxide film, and impact ionizations and possi-
bly avalanche effect difficult to control with gate voltage, and drain-induced
barrier lowering (DIBL). Some of these effects can be dealt with substrate
doping, but at the expense of mobility degradation. Effectively SCE is seen
as injection of charge carriers into the channel, which decreases the thresh-
old voltage that onsets strong inversion, and increases IOFF. This effect is
made even worse by DIBL that is negligible in long channel devices. DIBL
is observed also as increased IOFF and decreased threshold voltage when the
VD is applied, since this extends the depletion region near the drain even
further.
These effects are illustrated as a curved and lowered bands in the chan-
nel area in Fig. 4.4 (a). In the worst case, this results in a punch-through
onset of the inversion current even without any applied VG. Furthermore,
in addition the degraded electrostatic integrity and dramatically increas-
ing IOFF, scaling down of planar Si MOSFETs from 65 nm would not have
kept with the expected intrinsic device speed, which is why transition from
planar MOSFET device architecture to silicon on insulator (SOI) devices,
FinFETs and gate-all-around field effect transistors (GAA-FETs) has pro-
gressed quickly in the last decade. These architectures offer significantly
improved electrostatic integrity (alleviated SCE and DIBL), due to better
confinement of D/S junctions and depletion regions, and less device speed
degrading parasitic capacitance. The ideal-like band diagram and higher
gate barrier in Fig. 4.4 (b) illustrates schematically the improved electro-
static integrity. Oxide thickness also has a significant impact on the electro-
static control, and improvements made in this regard have been discussed
in section 2.3.1. [197]
As mentioned in chapter 1, the present MOSFET technology is domi-
nated by Si devices, yet there is an increasing need for III–V MOSFETs as
the advancements gained from scaling down are at their tipping point due to
the ultimate dimensions achievable. Even despite the oxide interface is the
functional part in MOSFETs and therefore has played a significant role in
the performance improvements so far, there is an increase in the significance
of studying these interfaces due to i) scaling down and novel designs of the
devices further increasing surface to bulk ratio, and ii) desirable characteris-
tics of III–V materials but their naturally less ideal interface properties [8].
Indeed, indium-containing III–V MOSFETs in particular have shown great
promise as high mobility channel devices with similar architectures as seen
in Si technology [14, 198, 199].
Furthermore, it is to be noted that there is a theoretical limit to the
increase of charge carriers (∆n/n) producing current in the D-S channel, IDS,
as a function of VG in a non-zero temperature. This can be demonstrated
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by calculating carrier densities n with different EF’s below and above CBM
with appropriate DOS and populations as in Eq. (2.2). Increasing the EF
below or above a given energy (e.g., CBM) by about 60 meV at 300 K which
corresponds to applying a gate voltage of 60 mV in RT will increase the
population above this energy (in ideal conditions) 10-fold. This results in a
figure of merit known as subthreshold swing (SS) representing how well the
given voltage is utilized in the device operation, thermal excitations limiting
it to approximately 60 mV per decade of increased IDS ∝ n. This limits the
traditional VG on/off switching to & 0.5 V at minimum. However, a different
intrinsic switching mechanism has been presented in a TFET device, relying
on band-to-band tunneling (BTBT) rather than transporting charge carriers
at a single band [14–17, 200].
In a TFET, the highly oppositely doped S-D junction is reverse-biased
and thus exhibits very low IOFF, and when VG is applied, BTBT occurs
between the source and the channel due to bending of the bands at the
channel and empty states available for electrons to flow through. The tran-
sition between on/off states is very abrupt because the high energy tail of
the Fermi-Dirac distribution of electrons have no states to occupy in the for-
bidden Eg of the source, and the available electrons at energies lower than
this can start tunneling only after CBM of the channel is lowered to source
VBM level in order to occupy only allowed energy states. The tunneling
mechanism is depicted in Fig. 4.4 (c). Furthermore, the tunneling probabil-
ity is a complex function of the Eg, m∗, tunneling energy window (depending
on VG), and the screening tunneling length, which in turn depends on the
transition region and its abruptness at the source-channel interface. Having
many such fundamentally important characteristics desirable over those of
Si, it is evident that III–V materials with atomically abrupt heterostruc-
ture interfaces are very potential candidates for TFET devices, especially
for vertically grown nanowire TFETs [14, 200]. For optimal TFET opera-
tion, BTBT without trap-assisted tunneling (see Fig. 4.4 (c) upper pane),
that could cause significant leakage current at subthreshold and thus de-
graded SS, is of paramount importance for steep SS, and again, here optimal
semiconductor–oxide junction at various interfaces plays a significant role,
although strict limits for defect state densities in order to avoid these effects
have not been established.
Concerning the capability to modulate surface band bending with VG, it
is essential to estimate the energy levels of the defect/trap states, not just
their total number, as discussed in chapter 2. Thus, a quantity known as
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to estimate the differential magnitude of defect states at a given energy or at
an energy interval by integrating over the corresponding interval. Note that
gap state trap density Nts can be obtained from the above by integrating
over the entire Eg from VBM to CBM. However, it is of essence to retain
low Dit especially in the middle of Eg. This is a very fundamental figure of
merit for any semiconductor–oxide interface passivation method and crucial
for operation of especially MOSFETs.
Dit’s in the range of 1× 109 cm−2 eV−1 to 1× 1010 cm−2 eV−1 can be
achieved for SiO2/Si MOSFETs, establishing an ideal case benchmark for
optimal switching with low SS and high ION operation. In order to avoid
FLP and other effects from interface traps, Dit near midgap in the range of
1× 1011 cm−2 eV−1 or below should be achieved while total concentration
of defect states at 1× 1012 cm−2 range pronounced at midgap already could
pin the Fermi-level as discussed in section 2.2.2. Dit in 1× 1012 cm−2 eV−1
range is typically observed for high-κ/III–V stacks with many different pre
and/or post-treatment approaches, although low 1× 1011 cm−2 eV−1 Dit
stacks have also been demonstrated. [8] Thus, both fundamental under-
standing of interface properties as well as finding novel, simple methods for
interface passivation are further still of great importance for future advance-
ments in digital technology, highly governed by MOSFETs.
4.3.2 High Electron Mobility Transistor
Another device that benefits from an insulating film, due to carrier con-
finement and passivating characteristics is HEMT, even though its basic
operation does not require an oxide film. HEMT is an FET device that
includes an undoped channel to minimize ionized impurity scattering, and
an adjacent wider Eg layer, which is locally doped near the channel. The
selective doping results in diffusion of charge carriers into the channel while
remaining very close to the interface due to the Coulombic attractive force
of the ionized dopant atoms in the wide Eg material, and potential bar-
rier at the high Eg side on the other hand. The electrons are confined in
such a narrow space that their energy levels are quantized perpendicular to
the heterostructure, resulting in a two-dimensional electron gas (2-DEG).
The carrier density determining the conductance is then that of the 2-DEG,
which is controlled with the gate voltage. [25] Initially, HEMT operation
was evidenced on AlGaAs/GaAs heterostructure [201], and basic principles
of its device and band structure are shown in Fig. 4.5.
The intrinsic characteristics of a HEMT device structure aim at increas-
ing n0 without degrading mobility or saturation velocity. Performance can
be further optimized by reducing the carrier transit time by lowering the gate



























Figure 4.5: A device structure used in the first demonstration of HEMT,
showing straightforwardly the formation of 2-DEG at the interface of wide
Eg material (AlGaAs) on top of narrower Eg substrate (GaAs) [201, 202].
length, or increasing the achievable IDS by increasing gate width. Too short
gate length might result in SCE, observed here as, e.g., current flow through
the barrier layer. However, tuning the heterostructure can circumvent this
problem and simultaneously bring other benefits. An InGaAs channel can
be utilized in an AlGaAs/InxGa1−xAs/GaAs structure, provided that the
channel layer is thin enough (5 nm to 20 nm for x = 0.15 to 0.35), so that
lattice mismatch strain is elastically accommodated. A larger CB offset
will result in significantly enhanced carrier confinement, in addition to other
highly desirable electron transfer properties of InGaAs. For InP substrates,
higher InAs content InGaAs can be utilized due to smaller lattice mismatch.
Such structure is denoted pseudomorphic HEMT (pHEMT). [25] Alterna-
tively, metamorphic HEMT (mHEMT) structured InGaAs can be grown,
that has gradually increasing In content (i.e., lattice mismatch), eventually
resulting in e.g. very high mobility In0.53Ga0.47As on GaAs, on which an
InAlAs barrier can be used. [189]
Typical figures of merit for a HEMT include magnitudes of the (mutual)
transconductance gm = dIDS/dVG (at constant VD), cut-off frequency of
current gain (where input and output current are equal), fT, maximum
oscillation frequency for a unity power gain, fmax, and a low noise figure
in general. Unsurpassed performance in these properties have made III–
V HEMTs standard low-noise microwave and millimeter wave components.
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The application-specific structures include AlGaN/GaN HEMTs for high-
power amplifiers due to the wide Eg withstanding high temperatures and
voltages and large sheet carrier concentration enabling high currents, and
InGaAs channel devices for high-frequency applications. [25, 189]
AlGaN/GaN HEMTs surfaces have been successfully passivated with SiN
[203] that reduces current collapse, dynamic on-resistance, DC-RF disper-
sion, among other detrimental effects from trapping. For InGaP surface,
GaS passivation has been observed to result in reduced sheet resistivity
and improved breakdown voltage due to less interface states (less depletion)
[204]. In practical HEMT device structures also, SCE need to be reduced
for optimal operation. This can be carried out by increasing S–G and G–
D dimensions [205], but this will effectively induce parasitic resistance due
to depletion effect caused by the surface states. A detrimental kink ef-
fect, namely abnormal current-voltage characteristics and transconductance
dispersion, commonly observed in GaAs and InP based HEMT structures is
onset by impact ionizations in the channel and consequent hole accumulation
[206, 207], but the characteristics are generally considered to be dependent
on interface state densities due to charge trapping and can be improved sig-
nificantly with surface passivation [208], however, much depending on the
exact device structure [209]. HEMTs have been shown viable for utilization
in CMOS logic also [210, 211], mainly limited by unacceptably large leakage
currents [6], and the necessity of barrier which results in large resistance
[211]. These issues have been proposed to be alleviated by redesigning the
structure to include a high-κ oxide [6].
Approaches to reduce gate leakage and increase the voltage swing, in
e-mode HEMTs in particular, limited by the Schottky gate barrier have
been made by growing oxide films on pHEMTs and mHEMTs, with promis-
ing results [212–215]. Considering the discussion above, with the fact that
MOS-HEMT is seen as increasingly desirable choice, it is evident that oxide
interface passivation could bring various benefits for these technologies.
4.4 Device Fabrication
Manufacturing of semiconductor photonic and electronic devices consists
of crystal growth, possibly including epitaxial growth of doped or undoped
homo- or heterostructures by a growth method such as MBE, and subsequent
processing and possible regrowth steps.
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4.4.1 Molecular Beam Epitaxy
MBE is the most important growth method of epitaxial III–V semiconductor
structures and offers precise control of several parameters for stacked, lattice-
matched heterostructures. In MBE, material is deposited onto a heated
sample or wafer substrate from effusion cells that typically contain evapo-
ration sources for each separate element to be included in the composition
of the grown layer. This is carried out in UHV to have as low a fraction of
impurities as possible (∼1× 10−9 concentration) in the bulk material, and a
molecular (non-viscous) flux in the deposited beam, so that deposition can
be stopped with quick operation of mechanical beam shutters. The substrate
is heated at a temperature sufficient for surface migration of the adsorbed
species (e.g., 500 ◦C to 600 ◦C for GaAs) so that they find and fill vacancy
sites at the surface. Thus, a highly uniform and precise layer growth is
achieved with good control over the composition, layer thicknesses and sub-
monolayer abruptnesses. [216] Furthermore, diffuse or abrupt differences in
doping levels relevant in e.g. tunnel or pn-junctions are also enabled by
tuning the dopant flux during the growth [217, 218].
Indeed, industrially produced high mobility RF applications and high
quality epitaxial heterojunctions in optoelectronics device structures of to-
day are grown with MBE. In addition to well-defined growth of bulk semi-
conductor material, the trends in research and industry enabled by MBE
include growth of low-dimensional structures such quantum dots (QDs) and
quantum wells (QWs) as well as nanowires [217, 218]. A typical MBE setup
is illustrated in Fig. 4.6.
Additional benefit of MBE is that various research tools (PES, STM,
RHEED, SIMS, ...) can be implemented in the deposition system in the
same or gate valve separated chambers in situ [216]. Furthermore, other
treatments are enabled on ideally clean and smooth semiconductor surface
since there is no need to break UHV between treatments, making MBE a
versatile tool from semiconductor research to production [218]. In our studies
for device structures grown with MBE, an As capping layer was deposited
on the device surface. The topmost semiconductor layers are protected from
atmospheric oxygen this way after taking the wafer out of the MBE system.
As cap can be evaporated in a separate UHV system by heating the sample
at 350 ◦C to 400 ◦C, enabling the use of a sample with close to an ‘as-grown’
surface for further experiments such as oxidation treatments.
4.4.2 Device Processing
After growing the stack that offers the device functionality, the sample or
wafer is processed into complete devices, the exact procedures depending
















Figure 4.6: Simple cross-section of an MBE UHV chamber without pump
and substrate transfer ports, and photographs of GaAs(100)(4×2)/c(8×2)
reflected high energy electron diffraction (RHEED) pattern (courtesy of
Comptek Solutions Ltd.) and an effusion cell.
on the particular desired outcome. Typical processes include photolithogra-
phy, wet and/or dry etching, dielectric and/or metal deposition, and rapid
thermal annealing (RTA). Methods used for III–V semiconductor process-
ing have been widely investigated and a wide range of standard applications
exist for these purposes [219]. The device arrays produced on a wafer or
sample template are ofted diced and packaged (e.g., mounted and wired) for
end-user utilization or characterization.
In photolithography, the wafer or sample piece is spin-coated with an ap-
propriate thickness, polarity, profile and durability photoresist, illuminated
with UV light through a photomask which sensitizes the photoresist, and
the produced sensitized pattern is dissolved with a developer solution while
other areas on the resist remain intact. The resulting open areas can then
be dry or wet etched, or metal or dielectric film can be deposited, after
which they are lift-off from the resist containing areas. Example processes
are shown in Fig. 4.7. In Fig. 4.7 step 6, positive photoresist, suitable for
etching treatments (such as MicroChemicals AZ6632 [220]) is used. In step
11, image reversal photoresist with an image reversal procedure (such as
MicroChemicals AZ5214E [221]) is used, which produces good edge profile
and is optimized for lift-off purposes. In practice, steps from 11 to 14 are
produced with two different lithography steps: thick positive resist for oxide
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Figure 4.7: A photovoltaic device process with each stage and following
treatment sketched (not to scale). Sample 1: as-grown, 1 → 2: As cap
removal, 2 → 3: crystalline oxidation, 3 → 4: ALD Al2O3 growth, 4 → 5:
bottom metal deposition, 5→ 6: surface spin coating with photoresist, 6→
7: resist patterning sensitization with UV light through a photomask and
development, 7→ 8: oxides wet etching, 8→ 9: mesa isolation patterning
through dry etching, 9→ 10: resist dissolving, 10→ 11: second resist spin
coating, 11→ 12: front contact metal opening mask patterning, 12→ 13:
oxide dissolving from contact metal areas, 13 → 14: metal deposition,
14→ 15: resist and residual metal lift-off, 15→ 16: RTA treatment.
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etch and image reversal with slightly wider pattern for metal deposition.
Thus, Fig. 4.7 is for illustrative purpose only.
The etching procedure and appropriate solutions/gases depend on the
combination of materials to be etched, and a number of literature is available
for a variety of purposes [222]. Wet chemical etching is appropriate when
high selectivity is required, meaning that etching needs to effectively stop in
some layer of the semiconductor structure. The downside of using chemical
etching is in its isotropic nature or possibly preferential etching of some
crystal planes over the others. These effects will also eventually result in
etching from underneath the mask pattern (undercutting). Dry etching such
as reactive ion etching (RIE) or inductively coupled plasma (ICP)-RIE can
be utilized to obtain high aspect ratio and more anisotropic structures. The
etching gas composition, etching RF power, pressure in the chamber and
other plasma parameters can be tuned to give more of a vertically directed
and physical nature. However, the more chemical effects dominate, the
higher selectivity between different materials can be obtained. Therefore,
the method and chemicals or gases utilized is a compromise and interplay
between the desired etching result, and both dry and wet etching are often
utilized in device processes [223].
Oxides and dielectrics can be deposited in several ways, each having
their respective benefits and drawbacks. Some of the common methods are
electron beam (e-beam) evaporation, sputter deposition, ALD, and plasma-
enhanced chemical vapor deposition (PECVD). PECVD is the most com-
monly utilized method for this purpose in conventional device processes
[224]. We have utilized ALD for the UHV in situ film deposition; ex situ
dielectric depositions were not needed in these device processes.
For depositing metal electrodes or Ohmic contacts, sputter deposition
and e-beam evaporation are the most common methods. Interface chem-
istry fine tuning after depositing metals or dielectrics can be done by post-
deposition annealing (PDA) methods such as RTA in a dedicated apparatus.
In a conventional RTA, sample is kept in an inert atmosphere, typically N2,
and heated radiatively with high temperature resistor filaments or lamps.
This can e.g. cause intermixing, doping and/or regrowth of different con-
stituents at the interface. Such effects will have an impact on the band
structure at the interface, and will thus affect the conductivity. A proper
tailoring of PDA treatment is necessary for any metal stack for the highest
possible conductivity (lowest resistivity, Ohmic contacts), stability and uni-
formity/morphology for device electrical contacts. A stack with Ni, Ge and
Au results in low resistivity after RTA for both n and p-type GaAs [225].
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5 Summary and Conclusions
The work carried out as related to this thesis is summarized in this chapter.
Backgrounds and interpretations made in each of the articles are briefly
discussed on the basis introduced in chapters 2, 3, and 4.
5.1 Controlling Thermally Assisted Oxidation of
GaSb(100)
Papers I and II were carried out to gain more detailed insight into thermal
oxidation of GaSb(100), and how to control it. One of the important prop-
erties of GaSb from an application point of view is its high µp, necessary
for p-type MOSFETs in digital logic CMOS, and the narrow Eg that can
be utilized in IR photonics. As pointed out in several contexts for III–V’s,
oxide interface properties for this material also are limiting its utilization
in e.g. MOSFETs. By gaining insight to the events occurring at the initial
stages of oxidation, one can draw conclusions and clarify the detailed effects
that a given passivation method could provide.
We investigated effects of thermal oxidation on the atomic structure of
the surface by utilizing STM/STS [I]. Estimating Eg from dIt/dVg STS
measurements (see section 3.5.1), we could distinguish gap states induced
by the oxidation, increasing for the point defects with extended dimensions.
In particular, long exposure resulted in even a metallic character (non-zero
LDOS at EF). That is, even in initial stages of thermal oxidation, defective
sites are observed although it was not entirely clear which atomic species
cause such states. Earlier studies applied in particular to oxide/GaSb de-
vice interfaces and the observed STM topography characteristics suggest
preliminarily that this is due to relieved Sb atoms present on the surface
or formation of Ga–O. These are end-products of the thermodynamically
driven processes in the conditions under investigation, and are found mainly
responsible for thermally treated oxide/GaSb(100) Dit [67, 68, 226–228] (see
also table 2.2). Previously it has been observed that higher Sb-content re-
constructions as a template for thin oxide film growth cause higher Dit [69].
However, the lowest Sb-content reconstruction on GaSb(100) is (4×3)α [69,
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159], which contains only four Ga-atoms in the topmost atomic layer, and
thus, avoiding surface Sb proves to be challenging in practice.
The specific initial bonding sites of O could not be completely resolved
from STM studies, and home-laboratory XPS could not provide enough
resolution or intensity from the topmost atomic layers to reliably characterize
the surface chemistry with such a low O content. Thus, further investigations
on the detailed chemistry of oxidation were done utilizing SR-PES data from
measurements at MAX-lab, Lund University, Sweden (beamline I311) [II].
Detailed and systematic fitting of the high resolution spectra with deli-
cate features revealed incorporation of oxygen into Ga-bonds, but referring
to earlier PES studies on clean, reconstructed GaSb(100) [229, 230], we ob-
served simultaneous increase in the Sb–Sb bonding, indicating metallic Sb
formation. Ga–O bonding remains dominant for O in all stages of oxidation,
indicating either insertion in the Ga–Sb bonds or Sb-substitution. However,
no Sb-oxide components were observed at initial stages of thermal oxida-
tion, likely indicating insertion into Ga back-bonds while simultaneously
detaching some of the subsurface Sb. Only at later stages the outermost
Sb–Sb bonds of the native reconstruction are modified while metallic Sb–Sb
remains on the surface, suggesting the relative stability or continuous nu-
cleation of metallic Sb after an initial Ga-bond saturation and subsequent
Sb oxidation. It is to be noted that the thermal oxidation is initiated by
formation of Ga–O bonds, and in the initial stages of oxidation investigated
with STM/STS [I], gap states near CBM are observed while metallic-like
features are observed after prolonged oxidation. Thus, the first effect could
be related to Ga–O defect states and the latter one to Sb–Sb, evaporation
of which is prevented in the case of extensive oxide coverage. Similar gap
states are not observed with thermal oxidation of InSb(100), suggested to
be related to remarkable lowering of empty In dangling bonds from VB to
CB, while no parasitic Sb remains on the surface [105].
In paper I it was observed that defective sites are introduced by the na-
ture of thermal oxidation and the chemical nature of these defect sites was in-
ferred and confirmed in paper II. Based on these and earlier studies, it could
be concluded that thermal oxidation will not produce a passivating film on
GaSb(100). A way to circumvent this problem has been presented in paper
I by depositing a submonolayer film of In on atomically smooth GaSb(100).
Subsequent annealing of this structure produces GaSb(100)(4×2)-In which
could preliminarily be assumed similar as InSb(100)(4×2), for which a crys-
talline oxide film can be introduced by thermal oxidation [21, 105]. In-
deed, both In-terminated surface formation and subsequent oxidation was
observed to occur in a very similar manner as for GaAs(100)(4×2)-In [21,
104], with the benefit of introducing much less Sb-rich reconstruction than
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is possible to obtain for native GaSb(100). The treatment resulted in a
stable, well-ordered crystalline (1×3) InOx phase in which no metallic fea-
tures are observed in STS. Sb possibly detached in the oxidation process is
therefore interpreted to be readily evaporated, or it is included in this stable
phase, effectively suppressing any dangling, dimer, or metallic Sb bonding.
As the initial native oxidation also introduces Ga–O bonds that seem to act
as nucleation sites of the initial oxides, the InOx can also be interpreted to
stabilize the crystal surface from forming a variety of possibly defect state
causing bonding environments due to an amorphous film.
5.2 Introducing Crystalline Oxide on InGaAs(100)
Photodetector Device Surface
With support from the previous results [I] to the already established knowl-
edge on surface layer passivation with additionally deposited InOx layer [21],
we tested this procedure in practice on a photodetector structure in paper
III. This is the first test of crystalline oxidized III-V surface in an optoelec-
tronic device. Reduction in series resistance was expected due to already
proven reduction of Dit with the treatment [22]. Accordingly wide area de-
vices were fabricated in order to maximize the significance of front surface
on the responsivity. To clarify the effects observed on atomic scale, a series
of samples with similar treatments were investigated with PL and HAXPES.
The device stack was grown with MBE. An In0.55Ga0.45As based IR
detector structure [231] with a pseudomorphic In0.25Ga0.75As barrier layer
was utilized, on which thermal oxidation was carried out in a similar way
as for GaSb(100) [I] and GaAs(100) [21], and a subsequent protective in
situ ALD Al2O3 was deposited. Device processing was carried out in a
very similar manner as shown in Fig. 4.7. Indeed, responsivity showed a
marked increase in responsivity specifically at lower wavelengths, stressing
the fact that less recombination is observed for charge carriers excited close
to the surface, in particular (see Eqs. (2.7) and (2.9), indicating pronounced
absorption α and shorter penetration depth δ for higher hν, i.e., lower λ).
In order to elucidate the reasons behind benefits attained, we tested
similar structures systematically on GaAs(100), on which surface proper-
ties are expected to be highly similar as on In0.25Ga0.75As. Depending on
the amount of In deposited, different reconstructions were observed. ALD
grown Al2O3 was utilized in a similar manner as for the device process. PL
measurements revealed an interesting trend with a non-monotonic behavior
of PL signal dependence on the amount of In. Highest increase was ob-
served for an intermediate In content. An elementary interpretation would
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suggest the lowest amount of Dit for this sample, but a detailed considera-
tion (Eq. (2.14)) shows that recombination velocity vs and thus, PL signal
intensity depends also on the nature of the trap states, their energy, and
the corresponding band bending. That is, some reconstructions could alle-
viate band bending significantly more, equalizing the amount of oppositely
charged carriers diffusing to the surface. In some special cases this could
relate to increase in minority charge carrier non-radiative recombination.
For differentiating such effects, HAXPES was utilized, since the surface
depletion width can be observed in the range of tens nanometers, whereas
probing depths of conventional XPS or SR-PES are always in the range or
less than few nanometers (see sections 2.2.2 and 3.3). Subtle differences
were observed among the samples, showing highest amount of increased
high and low BE component emissions in As 3d spectra for the reference
sample without InOx. The low BE components were interpreted to arise
from dangling As bonds referring to the simultaneous oxidation of Ga [xii,
40, 41]. Furthermore, peak broadening at high BE side was taken into
account as another emission component, seen to vary systematically with
surface sensitivity and the amount of As dangling bonds. This peak was
seen significant even deep in the subsurface regions through varying the
probing depth by changing hν. It was concluded that surface band bending,
observable as 0.1 eV to 0.2 eV CLS [232] could be taken into account by
fitting such an extra component, and that band bending along with As
dangling bonds were significantly decreased with an interfacial InOx layer.
The PL results could be tentatively explained this way. However, it could
not be excluded that too high an amount of In could also create alternative
recombination centers for charge carriers, and therefore, it is noted that an
ideal crystal structure requires an optimal In-content.
5.3 General Applicability of III–V Crystalline
Oxide — Case of InSb(111)B
After the successful utilization of an InOx passivation layer in a photodi-
ode structure, we carried out investigations to see if a similarly crystalline
structure could be demonstrated on III–V irrespective of the surface plane
in paper IV. As discussed in chapter 4, several modern semiconductor de-
vices utilize e.g. nanowire structures, imposing necessity to passivate several
crystal faces for optimal device operation, making this investigation highly
important from an applied point of view. In the study, we investigated ef-
fects of thermal oxidation on the crystallinity of InSb(111)B surface, relating
to InSb(100) [21, 105]. It is to be noted, that observing similar chemistry
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and bonding, not to speak about atomic configurations, for dissimilar sur-
face planes of the same material is by no means given, as can be seen even
by comparing e.g. elemental Si(100) and Si(111) surfaces (section 2.2.1).
Furthermore, similar tests with similar results were carried out for ex situ
cleaned samples, highlighting the applicability of this treatment in practice.
In most of our investigations, InSb(111)B(3×3) was used as the starting
surface, as it is readily produced by sputter-cleaning in UHV.
Clean InSb(111)B exhibits (2×2) and (3×3) reconstructions, but remark-
ably, they are also observed after thermal oxidations carried out in our stud-
ies, whereas RT oxidation results in dim (1×1) observed in LEED, suggest-
ing O2 interaction with the surface in elevated temperatures. For oxidized
(3×3) we were able to show lowered LDOS (with methods as in section
3.5.1) in the Eg area and clear modification of atomic features as compared
to the clean surface with STM and STS. For resolving the modification of
the structure on atomic scale, LT-STM was successfully utilized. It was not
straightforward to observe structural or LDOS differences in oxidized (2×2)
as compared to clean (2×2), but XPS was utilized here to show incorpora-
tion of O in the structure, bonded predominantly to In. Thus, we were able
to present novel InSb(111)B(2×2)–O and InSb(111)B(3×3)–O phases that
cannot be directly shown by periodicity, or diffractive methods only.
An interesting observation was made for surface that was worn out due
to high temperature annealing and/or prolonged sputtering. Such surface
still showed (3×3) although with slightly weakened LEED spots due to less
smooth surface, showing facetted pits and step-edges on the atomic scale.
For a pristine surface, (3×3) was observed for low dose and/or high temper-
ature O2 exposure (at least up to 5400 L at 400 ◦C), and (2×2) for high dose
(at least up to 130 000 L at 370 ◦C). However, for worn out surface, no (2×2)
could be introduced through oxidation. Instead, after prolonged oxidation,
a rectangular semicommensurate surface lattice, denoted (32 ×
3
2)-sq was ob-
served, simultaneously with (3×3) from low dose oxidation up to at least
50 000 L at 390 ◦C. This phase was highly stable and the reconstruction was
restored even after atmospheric exposure. Only small amount or no Sb was
observed in this structure.
The novel semicommensurate structure is observed as quasicrystal-like,
constisting of dimer-like protrusions in the unit cells that have tendency to
have parallel orientation in adjacent unit cells, with deviation from this con-
struction causing significantly disordered structure. We expect that (3×3)–
O is the initial step of this structure, as they are observed simultaneously
and can be seen in adjacent areas with STM. LDOS at the interface could
not unfortunately be probed with STS due to the thickness of this film. In
case the DOS at the interface remains comparable to the one observed for
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(3×3)–O, observation of this phase could prove highly important concerning
oxide/III–V technology, as it is observed in facetted areas with atomic step-
edges, identically to what is expected from nano-patterned device-structures.
Furthermore, quasicrystalline thin films with such a heterogeneous character
interface are experimentally a novel concept [233]; our findings could pave
way for a wide range of fundamental investigations on oxide/semiconductor
materials systems.
5.4 Conclusions
In this PhD work, effects of oxidation on III–V semiconductor surfaces have
been investigated, and from an applied point of view, focused on the effect
of InOx as a buffer layer grown prior to an insulating oxide film.
Individual achievements during this work can be highlighted concisely as
follows:
• A UHV preparation chamber was constructed and integrated into an
existing LT-STM system, and successfully utilized in the work.







• Oxidized III-V surface treatment was introduced to an optoelectronic
device for the first time.
In addition, a particular goal of the work presented here was in elucidating
and identifying many of the effects that result from the thermal oxidation
of III–V semiconductor surfaces. With the methods utilized, we have been
able to support previous studies and propose the commonly observed defect
state distribution to occur in case studies for GaSb(100) and GaAs(100) from
group V atom dangling or metallic bonds in the vicinity of the interface. The
oxidation of Ga cannot be neglected either, as the processes naturally occur
simultaneously at the initial stages of oxidation, and therefore, as the Ga–O
bonds act as the initial sites of oxidation causing an amorphous structure
with presumably variety of bonding environments. This suggests the ne-
cessity of stabilizing the crystal structure at the outermost atomic layers.
Indeed, we have been able to see a similar effect and simultaneously improve
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the interface chemistry in real device structures by introducing an InOx
buffer, which does stabilize the crystal structure in oxidizing environment.
A further step towards integration of the crystalline InOx in real device
structures has been the observation of similar crystalline oxide phases on
(111) crystal face with similar processing parameters. In other words, there
is no absolute prerequisite for planar (100) surface to gain the benefits from
this treatment, which is a key point for i.e. patterned structure passivation,
and has thus far remained uncertain. Our results give reason to believe that
the crystalline oxide passivation method, when properly tailored, is viable
for utilization in nanowires, FinFETs, and IR detector or LED mesas among
other modern III–V semiconductor device processes.
Several fundamentally interesting paths for new investigations are
opened up from the work carried out in this thesis: i) creating and investi-
gating epitaxial oxide QW structures for III–V’s by depositing and oxidizing
adjacent layers in a stacked fashion, ii) characterizing atomic structures of
III–V/oxide nanowires with STM, or, iii) investigation and growth of semi-
conductor materials on the semicommensurate oxide template, etc. All of
these require more complicated fabrication processes than what has been
done previously, but on the other hand, this work has provided much under-
standing on such issues. Key enablers for studies such as mentioned above
are tapping into materials prospective for such technologies by introducing
InOx layers, the processing capability and know-how of these structures, and
possibility to use various crystal faces that could enable integration on Si
substrates, for example. Such studies made possible by this work would be
ambitious but fully within possibilities.
The work carried out opens opportunities for continuation of fundamen-
tal research but also a solid base for utilization of III–V crystalline oxide
phases in real device structures. Thus, this work also markedly contributes
to bridging the fields of surface science and semiconductor technology, both
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